Vous êtes sur la page 1sur 1

Scenario 1: PRESENT BIST CLOCKING (As per my understanding)

clk

SEQUENCER

bistclk

bistclk

RAM

Functional RAM Clock

BIST WRAPPER

Scenario 2: Single clock gate added in sequencer to gate bist logic during functional mode.

TE
Behavioural ICG
Bist_Enable inserted in RTL

SEQUENCER
clk

bistclk

bistclk

RAM

Functional RAM Clock

BIST WRAPPER

Vous aimerez peut-être aussi