Académique Documents
Professionnel Documents
Culture Documents
Abstract--The main aim of this paper is to design PID control The overall structure of the system is shown in Fig. 1.
PWM module using field programmable gate array (FPGA) Digital PID controller block and digital PWM block are
technology. FPGA based realization offers high speed, complex implemented on FPGA. This scheme can work for any plant
functionality, consume less power, and provides parallel like DC motor and DC-DC converter.
processing. In this paper, we have implemented PID control PWM
module on programmable logic design software Quartus II and
verified on DE0 Nano Board (Cyclone IV FPGA family of
company Altera). Signal Tap II analyzer and RTL viewer are
used for analyzing and debugging the design. For Proper timing
constraint and clock arrangement, Time Quest analyzer is used.
The simulation and hardware results shows that implementation
with FPGA has some advantages such as flexible design, high
reliability and high speed.
342
2016 IEEE First International Conference on Control, Measurement and Instrumentation (CMI)
343
2016 IEEE First International Conference on Control, Measurement and Instrumentation (CMI)
Figure 10. PID Control signals for (1) Sinusoidal signal (2) Ramp signal (3) Square signal. (4) Generated PWM Signal
344
2016 IEEE First International Conference on Control, Measurement and Instrumentation (CMI)
[3] Joao Lima, Ricardo Menotti, Joao M. P. Cardoso, and Eduardo Marques,
VI. CONCLUSION “A methodology to design FPGA based PID controllers,” 2006 IEEE
The design and implementation of the digital based PID International Conference on Systems, Man, and Cybernetics October 8-
control PWM module on FPGA is presented in this paper. We 11, 2006, Taipei, Taiwan.
[4] Sirin AKKAYA, Onur Akbati, and Haluk Görgün, “Multiple closed loop
have designed generalized digital PID-PWM module.
system control with digital PID controller using FPGA,” 2014 IEEE
According to plant, we can change the parameters
International Conference on Control, Decision and Information
{ , , , } to achieve the desired output. Application of
Technologies.
FPGA structure is very suitable for high speed processes. [5] Jakirhusen I. Tamboli, Prof Jagtap, “Pulse width modulation
Though it is high speed processor, we can set the proper implementation using FPGA and CPLD ICs,” International Journal of
sampling rate and control the speed of operation. This approach Scientific & Engineering Research vol 3, Issue 8, August-2012.
of design is practically tested and found feasible. [6] DE0 Nano User Manual. Available: http://www.terasic.com
[7] DE0 Nano ADC Altera University Program. Available:
ACKNOWLEDGMENT http://www.altera.com
This paper is supported by BRNS Project No [BRNS- [8] Time Quest Timing Analyzer Quick Start Tutorial. Available:
(No.2012/36/69/BRNS)]. http://www.altera.com
[9] Signal Tap II Analyzer Quick Start Tutorial. Available:
REFERENCES http://www.altera.com
[1] Seung-Min, Baek Tae, and Yong Kuc, “An adaptive PID learning
control of DC motors,” International Conference on Systems, Man, and
Cybernetics, Orlando, FL, page(s):2877 vol.3, Oct 1997.
[2] Trimeche, A. Sakly, “PID control implementation using FPGA
technology,” 3rd International Design and Test Workshop, 2008.
345