Scribd Logo
Importer

Bienvenue sur Scribd !

  • Unet Compact Datasheet v1.3

    Transféré par

    Lungu Cristian
    127 vues11 pages
    The document describes an integrated circuit for interfacing with audio and video signals. It provides specifications for input/output timing parameters when operating in master and slave modes. Timing parameters include clock periods, duty cycles, setup and hold times. It also provides specifications for interfacing with SPI signals. The document is a data sheet providing technical specifications and parameters for a audio/video interface IC.

    Description originale:

    Unet Compact

    Copyright

    © © All Rights Reserved

    Formats disponibles

    PDF, TXT ou lisez en ligne sur Scribd

    Avez-vous trouvé ce document utile ?

    Ce contenu est-il inapproprié ?

    Signaler ce document
    The document describes an integrated circuit for interfacing with audio and video signals. It provides specifications for input/output timing parameters when operating in master and slave modes. Timing parameters include clock periods, duty cycles, setup and hold times. It also provides specifications for interfacing with SPI signals. The document is a data sheet providing technical specifications and parameters for a audio/video interface IC.

    Droits d'auteur :

    © All Rights Reserved
    Téléchargez comme PDF, TXT ou lisez en ligne sur Scribd
    Signaler comme contenu inapproprié
    127 vues11 pages

    Unet Compact Datasheet v1.3

    Transféré par

    Lungu Cristian
    The document describes an integrated circuit for interfacing with audio and video signals. It provides specifications for input/output timing parameters when operating in master and slave modes. Timing parameters include clock periods, duty cycles, setup and hold times. It also provides specifications for interfacing with SPI signals. The document is a data sheet providing technical specifications and parameters for a audio/video interface IC.

    Droits d'auteur :

    © All Rights Reserved
    Téléchargez comme PDF, TXT ou lisez en ligne sur Scribd
    Signaler comme contenu inapproprié
    sur 11








    Archwave Technologies B.V. www.archwave.net


    Archwave Technologies B.V. www.archwave.net
    Archwave Technologies B.V. www.archwave.net
     
     


     
     

    Archwave Technologies B.V. www.archwave.net


     

    Page 5/11

    Archwave Technologies B.V. www.archwave.net


    Page 6/11

    Archwave Technologies B.V. www.archwave.net


    Page 7/11

    Archwave Technologies B.V. www.archwave.net


    IO loads: AVCLK,AVCTRL: 10 pF MASTER MODE
    AVDATA: 10 pF
    Nr. Parameter Symbol Min Typ Max Unit
    1 Clock period tIxS,M,CY 20 ns
    2 Clock duty cycle dIxS,M,DC 40 50 60 %
    4 Input setup time (active edge sampling) tIxS,M,IS 7.5 ns
    5 Input hold time (active edge sampling) tIxS,M,IH 0 ns
    6 Input setup time (inactive edge sampling) tIxS,M,IS 7.5 ns
    7 Input hold time (inactive edge sampling) tIxS,M,IH 0 ns
    8 Clock to output valid time tIxS,M,OV 0.8 5 ns
    9 Clock to output invalid time tIxS,M,OX 0.8 5 ns

    Page 8/11

    Archwave Technologies B.V. www.archwave.net


    IO loads: SPIDIN: 10 pF
    Nr. Parameter Symbol Min Typ Max Unit
    2 Clock period (=S) tSPI,S,CY 3P ns
    3 Clock high / low time tSPI,S,DC ns
    st
    4 NCS active to 1 clock edge tSPI,S,IS 1P ns
    5 Last clock edge to NCS inactive tSPI,S,IS S/2 + P ns
    6 Input setup time tSPI,S,IS 2 ns
    7 Input hold time tSPI,S,IH 5+P ns
    8 Clock to output valid time tSPI,S,OV 4.4 15 ns
    9 Clock to output invalid time tSPI,S,OX 4.4 15 ns

    Page 9/11

    Archwave Technologies B.V. www.archwave.net


    Page 10/11

    Archwave Technologies B.V. www.archwave.net



    Page 11/11

    Archwave Technologies B.V. www.archwave.net

    Vous aimerez peut-être aussi