Académique Documents
Professionnel Documents
Culture Documents
UNIT- III
NETWORK TOPOLOGY
Network Topology: Network terminology - Graph of a network - Incidence and reduced incidence matrices –
Trees –Cutsets - Fundamental cutsets - Cutset matrix – Tiesets – Link currents and Tieset schedules -Twig
voltages and Cutset schedules, Duality and dual networks.
5.1.2 Branch:
A line segment replacing one or more network elements that are connected in series or parallel.
5.1.3 Node:
Interconnection of two or more branches. It is a terminal of a branch. Usually interconnections of three
or more branches are nodes.
5.1.4 Path:
A set of branches that may be traversed in an order without passing through the same node more
than once.
5.1.5 Loop:
Any closed contour selected in a graph.
5.1.6 Mesh:
A loop which does not contain any other loop within it.
80
EE T32/ELECTRIC CIRCUIT ANALYSIS
5.1.12 Tree:
A connected sub-graph containing all nodes of a graph but no closed path. i.e. it is a set of branches
of graph which contains no loop but connects every node to every other node not necessarily directly. A
number of different trees can be drawn for a given graph.
5.1.13 Link:
A branch of the graph which does not belong to the particular tree under consideration. The links
form a sub-graph not necessarily connected and is called the co-tree.
81
EE T32/ELECTRIC CIRCUIT ANALYSIS
Fig5.1: Typical network with its graph, oriented graph, a tree, co-tree and a non-planar graph.
82
EE T32/ELECTRIC CIRCUIT ANALYSIS
83
EE T32/ELECTRIC CIRCUIT ANALYSIS
84
EE T32/ELECTRIC CIRCUIT ANALYSIS
85
EE T32/ELECTRIC CIRCUIT ANALYSIS
86
EE T32/ELECTRIC CIRCUIT ANALYSIS
87
EE T32/ELECTRIC CIRCUIT ANALYSIS
88
EE T32/ELECTRIC CIRCUIT ANALYSIS
89
EE T32/ELECTRIC CIRCUIT ANALYSIS
90
EE T32/ELECTRIC CIRCUIT ANALYSIS
91
EE T32/ELECTRIC CIRCUIT ANALYSIS
92
EE T32/ELECTRIC CIRCUIT ANALYSIS
93
EE T32/ELECTRIC CIRCUIT ANALYSIS
94
EE T32/ELECTRIC CIRCUIT ANALYSIS
95
EE T32/ELECTRIC CIRCUIT ANALYSIS
96
EE T32/ELECTRIC CIRCUIT ANALYSIS
97
EE T32/ELECTRIC CIRCUIT ANALYSIS
98
EE T32/ELECTRIC CIRCUIT ANALYSIS
99
EE T32/ELECTRIC CIRCUIT ANALYSIS
100
EE T32/ELECTRIC CIRCUIT ANALYSIS
101
EE T32/ELECTRIC CIRCUIT ANALYSIS
102
EE T32/ELECTRIC CIRCUIT ANALYSIS
103
EE T32/ELECTRIC CIRCUIT ANALYSIS
104
EE T32/ELECTRIC CIRCUIT ANALYSIS
105
EE T32/ELECTRIC CIRCUIT ANALYSIS
106
EE T32/ELECTRIC CIRCUIT ANALYSIS
107
EE T32/ELECTRIC CIRCUIT ANALYSIS
108
EE T32/ELECTRIC CIRCUIT ANALYSIS
6 REFERENCES
1. William H. Hayt, Jr. Jack E. Kemmerly and Steven M. Durbin, Engineering Circuit
Analysis‖, McGraw Hill Science Engineering, 8th Edition, 2013.
2. Joseph Edminister and Mahmood Nahvi, Electric Circuits‖, Schaum‘s Outline Series,
Fourth Edition, Tata McGraw Hill Publishing Company, New Delhi, 2003.
3. David A. Bell, Electric Circuits‖, Sixth Edition, PHI Learning, New Delhi, 2003.
4. P. Ramesh Babu, Circuits and Networks‖, Scitech Publications, First Edition 2010,
Chennai.
5. www.circuit_magic.com
6. www.learnabout_electronics.org
7. www.google.com
8. www.nptel.co.in
109