Académique Documents
Professionnel Documents
Culture Documents
V-1
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V-2
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V-3
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V-4
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V-5
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V-6
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V-7
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V-8
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V-9
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V - 10
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V - 11
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V - 12
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V - 13
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V - 14
ES104 Introduction to Analog and Digital Electronics/U Lahiri
F ( x, y, z ) = ∑ (1,2,6,7)
x y z F
0 0 0 0
F=z
0 0 1 1
0 1 0 1
F = z’
0 1 1 0
1 0 0 0
F=0
1 0 1 0
1 1 0 1
F=1
1 1 1 1
Truth Table
4x1 MUX
y S0
x S1
z 0 F
z’ 1
0 2
1 3
V – 15
ES104 Introduction to Analog and Digital Electronics/U Lahiri
Thus, whenever the Enable bit (E) is Low (L), the output (Y) is the same as the
input (D).
However, whenever the Enable bit (E) is High (H), the output (Y) is essentially
Z indicating a high impedance state (i.e., disconnected from the bus).
ES104 Introduction to Analog and Digital Electronics/U Lahiri
V - 17
ES104 Introduction to Analog and Digital Electronics/U Lahiri