Académique Documents
Professionnel Documents
Culture Documents
- Functional debug
- Performance correlation
- Power analysis
Aman Mehra
- aman.mehra@intel.com
- June 2019, Santa Clara
- Intel Confidential
Why generate logs in Verilog?
Debug logs
3 purposes, 2 ways
3 purposes
- Functional debug
- Performance correlation
- Power analysis
2 ways
- Run-time log generation
- Post-run log generation
Run-time logs
Flow diagram
Run-time logs
Usage, advantages, drawbacks Usage
mostly functional debug
Advantages
access to non-dumped state
*Drawbacks*
language limitations
no open-source libraries
Slow because,
simulator in the loop
takes minutes to hours
Post-run logs*
Flow diagram
Drawbacks
non-dumped state unavailable
*Advantages*
use c++, python, perl, ruby, cpp, node.js
concise code, more features
Fast because,
simulator NOT in the loop
hour long test takes seconds
database format
loads only signals of interest
Aman Mehra
- aman.mehra@intel.com
- June 2019, Santa Clara
- Intel Confidential