Académique Documents
Professionnel Documents
Culture Documents
Packaging
JEDEC STYLE TO-247
SOURCE
DRAIN
GATE
DRAIN
(TAB)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. TJ = 25oC to 125oC.
S
Thermal Resistance, Junction to Case RθJC - - 0.70 oC/W
S
Source to Drain Diode Voltage (Note 2) VSD TJ = 25oC, ISD = 14A, VGS = 0V (Figure 13) - - 1.4 V
Reverse Recovery Time trr TJ = 150oC, ISD = 13A, dISD/dt = 100A/µs - 1300 - ns
Reverse Recovery Charge QRR TJ = 150oC, ISD = 13A, dISD/dt = 100A/µs - 7.4 - µC
NOTES:
2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.
3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. VDD = 50V, starting TJ = 25oC, L = 7.9mH, RG = 25Ω, peak IAS = 14A.
1.2 15
POWER DISSIPATION MULTIPLIER
1.0
12
ID , DRAIN CURRENT (A)
0.8
9
0.6
6
0.4
3
0.2
0 0
0 50 100 150 25 50 75 100 125 150
TC , CASE TEMPERATURE (oC) TC , CASE TEMPERATURE (oC)
FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
TEMPERATURE CASE TEMPERATURE
0.5
ZθJC, THERMAL IMPEDANCE
0.2
0.1
0.1
0.05
0.02 PDM
0.01
10-2
t1
SINGLE PULSE t2
NOTES:
DUTY FACTOR: D = t1/t2
PEAK TJ = PDM x ZθJC + TC
10-3
10-5 10-4 10-3 10-2 0.1 1 10
t1, RECTANGULAR PULSE DURATION (s)
103 20
OPERATION IN THIS VGS = 10V PULSE DURATION = 80µs
AREA IS LIMITED VGS = 6.0V DUTY CYCLE = 0.5% MAX
BY rDS(ON)
16
ID, DRAIN CURRENT (A)
10µs
12
10 100µs
1ms 8
VGS = 5.0V
1 10ms
4
VGS = 4.5V
DC
TJ = MAX RATED
SINGLE PULSE VGS = 4.0V
0.1 0
1 10 102 103 0 50 100 150 200 250
VDS, DRAIN TO SOURCE VOLTAGE (V) VDS , DRAIN TO SOURCE VOLTAGE (V)
20 102
PULSE DURATION = 80µs PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX DUTY CYCLE = 0.5% MAX
VGS = 6.0V VDS ≥ 50V
16
ID, DRAIN CURRENT (A)
VGS = 10V
ID, DRAIN CURRENT(A)
VGS = 5.5V 10
12
1
8
VGS = 5.0V TJ = 150oC TJ = 25oC
4 0.1
VGS = 4.0V VGS = 4.5V
0 10-2
0 3 6 9 12 15 0 2 4 6 8 10
VDS, DRAIN TO SOURCE VOLTAGE (V) VGS , GATE TO SOURCE VOLTAGE (V)
10
PULSE DURATION = 2µs 3.0
rDS(ON), NORMALIZED DRAIN TO SOURCE
0.7 1.8
0.6
1.2
0.5
0.4 0.6
0.3
0 10 20 30 40 50 60 70 0
-40 0 40 80 120 160
ID , DRAIN CURRENT (A)
TJ , JUNCTION TEMPERATURE (oC)
NOTE: Heating effect of 2µs is minimal.
FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE FIGURE 9. NORMALIZED DRAIN TO SOURCE ON
VOLTAGE AND DRAIN CURRENT RESISTANCE vs JUNCTION TEMPERATURE
1.25 10000
rDS(ON), NORMALIZED DRAIN TO SOURCE
C, CAPACITANCE (pF)
1.05 6000
CISS
0.95 4000
COSS
0.85
2000
CRSS
0.75
-40 0 40 80 120 160 0
1 2 5 10 2 5 102
TJ , JUNCTION TEMPERATURE (oC) VDS, DRAIN TO SOURCE VOLTAGE (V)
FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
VOLTAGE vs JUNCTION TEMPERATURE
20 102
PULSE DURATION = 80µs
PULSE DURATION = 80µs
ISD, SOURCE TO DRAIN CURRENT (A)
DUTY CYCLE = 0.5% MAX 5 DUTY CYCLE = 0.5% MAX
gfs, TRANSCONDUCTANCE (S)
VDS ≥ 50V
16 TJ = 25oC
2
10
12
TJ = 150oC 5
2
8 TJ = 150oC TJ = 25oC
1
5
4
2
0 0.1
0 4 8 12 16 20 0 0.5 1.0 1.5 2.0 2.5
ID , DRAIN CURRENT (A) VSD , SOURCE TO DRAIN VOLTAGE (V)
FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE
20
ID = 14A
VDS = 400V
16
VGS, GATE TO SOURCE (V)
VDS = 250V
VDS = 100V
12
0
0 25 50 75 100 125
Qg, GATE CHARGE (nC)
VDS
BVDSS
L tP
VDS
tP
0V IAS
0
0.01Ω
tAV
FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS
tON tOFF
td(ON) td(OFF)
tr tf
RL VDS
90% 90%
+
VDD 10% 10%
RG
- 0
DUT 90%
FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS
VDS
CURRENT (ISOLATED
REGULATOR SUPPLY)
VDD
D
VDS
G DUT
0
IG(REF) S
0
VDS IG(REF)
IG CURRENT ID CURRENT
SAMPLING SAMPLING
RESISTOR RESISTOR 0
FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS
FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant into support device or system whose failure to perform can
the body, or (b) support or sustain life, or (c) whose be reasonably expected to cause the failure of the life
failure to perform when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can be effectiveness.
reasonably expected to result in significant injury to the
user.
PRODUCT STATUS DEFINITIONS
Definition of Terms
Advance Information Formative or This datasheet contains the design specifications for
In Design product development. Specifications may change in
any manner without notice.
No Identification Needed Full Production This datasheet contains final specifications. Fairchild
Semiconductor reserves the right to make changes at
any time without notice in order to improve design.
Rev. H4
This datasheet has been download from:
www.datasheetcatalog.com