Académique Documents
Professionnel Documents
Culture Documents
VCD/CD RECEIVER
6 2003 49837
KD-SV3000
Area Suffix U --------------------- Other Areas
ATT
CD
FM/AM
EQ
UP
VOL
DOWN
VIDEO CD
ENTER
PB C
RETURN
1 4 7
2 5 8 0
3 6 9
OSD
AUDIO
TABLE OF CONTENTS
1 2 3 4 Precautions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3 Disassembly method . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5 Adjustment. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-24 Description of major ICs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-27
No.49837 2003/6
SPECIFICATION
AUDIO AMPLIFIER SECTION Maximum Power Output Front Rear 50 W per channel 50 W per channel 19 W per channel into 4 40 Hz to 20 000 Hz at no more than 0.8% total harmonic distortion. 19 W per channel into 4 40 Hz to 20 000 Hz at no more than 0.8% total harmonic distortion. 4 (4 to 8 allowance) 10 dB at 100 Hz 10 dB at 10 kHz 40 Hz to 20 000 Hz 70 dB 2.0 V/20 k load (full scale) 1 k PAL/NTSC 1Vp-p/75 87.5 MHz to 108 MHz 531 kHz to 1 602 kHz 11.3 dBf (1.0 V/75 ) 16.3 dBf (1.8 V/75 ) 40 Hz to 15 000 Hz 35 dB 1.5 dB 20 V 35 dB Compact disc player Non-contact optical pickup (semiconductor laser) 2 channels (stereo) 5 Hz to 20 000 Hz 88 dB 90 dB Less than measurable limit MPEG1 Audio Layer 3 320 Kbps Operating Voltage: DC 14.4 V (11 V to 16 V allowance) Negative ground 0C to +40C 182 mm 52 mm 150 mm 188 mm 58 mm 11 mm 1.3 kg (excluding accessories) Installation Size (approx.) Panel Size (approx.) Treble Frequency Response Signal-to-Noise Ratio Line-Out Level/Impedance Output Impedance VIDEO SECTION TUNER SECTION Color system Video output (composite) Frequency Range FM AM [FM Tuner] Usable Sensitivity 50 dB Quieting Sensitivity Frequency Response Stereo Separation Capture Ratio [AM Tuner] CD PLAYER SECTION Type Signal Detection System Number of channels Frequency Response Dynamic Range Signal-to-Noise Ratio Wow and Flutter MP3 decoding format Max. Bit Rate GENERAL Power Requirement Grounding System Allowable Operating Temperature Dimensions (W H D) Mass (approx.) Design and specifications are subject to change without notice. Sensitivity Selectivity
Continuous Power Front Output (RMS): Rear Load Impedance Tone Control Rang Bass
1-2 (No.49837)
SECTION 1 Precautions
1.1 Safety Precautions
Burrs formed during molding may be left over on some parts of the chassis. Therefore, pay attention to such burrs in the case of preforming repair of this system.
Please use enough caution not to see the beam directly or touch it in case of an adjustment or operation check.
(No.49837)1-3
1.2
Electrostatic discharge (ESD), which occurs when static electricity stored in the body, fabric, etc. is discharged, can destroy the laser diode in the traverse unit (optical pickup). Take care to prevent this when performing repairs. 1.2.1 Grounding to prevent damage by static electricity Static electricity in the work area can destroy the optical pickup (laser diode) in devices such as CD players. Be careful to use proper grounding in the area where repairs are being performed. (1) Ground the workbench Ground the workbench by laying conductive material (such as a conductive sheet) or an iron plate over it before placing the traverse unit (optical pickup) on it. (2) Ground yourself Use an anti-static wrist strap to release any static electricity built up in your body.
(3) Handling the optical pickup In order to maintain quality during transport and before installation, both sides of the laser diode on the replacement optical pickup are shorted. After replacement, return the shorted parts to their original condition. (Refer to the text.) Do not use a tester to check the condition of the laser diode in the optical pickup. The tester's internal power source can easily destroy the laser diode. 1.3 Handling the traverse unit (optical pickup) (1) Do not subject the traverse unit (optical pickup) to strong shocks, as it is a sensitive, complex unit. (2) Cut off the shorted part of the flexible cable using nippers, etc. after replacing the optical pickup. For specific details, refer to the replacement procedure in the text. Remove the anti-static pin when replacing the traverse unit. Be careful not to take too long a time when attaching it to the connector. (3) Handle the flexible cable carefully as it may break when subjected to strong force. (4) It is not possible to adjust the semi-fixed resistor that adjusts the laser power. Do not turn it. 1.4 Attention when traverse unit is decomposed *Please refer to "Disassembly method" in the text for the CD pickup unit. Apply solder to the short land before the flexible wire is disconnected from the connector on the CD pickup unit. (If the flexible wire is disconnected without applying solder, the CD pickup may be destroyed by static electricity.) In the assembly, be sure to remove solder from the short land after connecting the flexible wire.
1-4 (No.49837)
Release button
Fig.1
2.1.2 Removing the bottom cover (See Fig.2) (1) Turn the main body up side down. (2) Insert a screwdriver under the joints to release the two joints a on the left side, two joints b on the right side and joint c on the back side of the main body, then remove the bottom cover from the main body. CAUTION: When releasing the joints using a screwdriver, do not damage the main board.
Joint a
Joint a
2.1.3 Removing the front chassis assembly (See Fig.3) Prior to performing the following procedures, remove the front panel assembly and bottom cover. (1) Remove the screw A on the both sides of the main body. (2) Release the two joints d and two joints e on the both sides of the main body, then remove the front chassis assembly toward the front.
Joint d
Joint e
Joint e
(No.49837)1-5
2.1.4 Removing the heat sink (See Fig.4) Prior to performing the following procedure, remove the front panel assembly as required. (1) Remove the two screws B and two screws C attaching the heat sink on the left side of the main body, and remove the heat sink.
2.1.5 Removing the rear bracket (See Fig.5) Prior to performing the following procedure, remove the bottom cover. (1) Remove the three screws D, screw E and six screws F attaching the rear bracket on the back side of the main body. (2) Remove the rear bracket. Reference: During reassembly, before fixing the rear bracket onto the main body, insert the video out cable into the slot.
Rear bracket
D
Insert the video out cable into the slot. Fig.5
2.1.6 Removing the main board (See Fig.6) Prior to performing the following procedure, remove the front panel assembly, front chassis assembly, heat sink, bottom cover and rear bracket. (1) Remove the two screws G attaching the main board. (2) Disconnect the connector CN501 and remove the main board.
CN501
Fig.6
1-6 (No.49837)
2.1.7 Removing the VCD/CD mechanism board (See Fig. 7) Prior to performing the following procedure, remove the front panel assembly, front chassis assembly, heat sink, bottom cover, rear bracket and main board. (1) Remove the five screws H attaching the VCD/CD mechanism board. (2) Disconnect the card wire from the connector CN601 on the VCD/CD mechanism board. (3) Move the VCD/CD mechanism board in the direction of the arrow to release it from the joint f.
H
Joint f CN601
Card wire
H
Fig.7
Top chassis
2.1.8 Removing the CD mechanism assembly (See Fig. 8) Prior to performing the following procedure, remove the front panel assembly, front chassis assembly, heat sink, bottom cover, rear bracket, main board and VCD/CD mechanism board. (1) Remove the three screws J attaching the top chassis. (2) Take out the CD mechanism assembly.
CD mechanism assembly
J
Fig.8
Top chassis
(No.49837)1-7
2.1.9 Removing the front board (See Figs.9 to 11) Prior to performing the following procedure, remove the front panel assembly. (1) Remove the four screws K on the back side of the front panel assembly. (See Fig.9.) (2) Release the thirteen joints g. (See Fig.10.) (3) Release the joint h and take out the front board. (See Fig.11.)
K
Fig.9
Joints g
Joints g
Joints g
Joints g
Joints g Fig.10
Joints g
Front board
Joint h
Fig.11
1-8 (No.49837)
2.2
CD Mechanism section
2.2.1 Removing the top cover (See Figs.1 and 2) (1) Remove the four screws A on the both side of the body. (2) Lift the front side of the top cover and move the top cover backward to release the two joints a.
A
Top cover Joints a
A
Fig.1
Joints a
Top cover
Fig.2
(No.49837)1-9
2.2.2 Removing the connector board (See Figs.3 to 5) CAUTION: Before disconnecting the flexible wire from the pickup, solder the short-circuit point on the pickup. No observance of this instruction may cause damage of the pickup. (1) Remove the screw B fixing the connector board. (2) Solder the short-circuit point on the pickup. (3) Disconnect the flexible wire from the pickup. (4) Move the connector board in the direction of the arrow to release the two joints b. (5) Unsolder the wires on the connector board if necessary. CAUTION: Unsolder the short-circuit point after reassembling.
Wires
B
Connector board
Joints b
Pickup
Pickup Fig.4
Connector board
Flexible wire
Frame
Fig.5
1-10 (No.49837)
2.2.3 Removing the DET switch (See Figs.6 and 7) (1) Extend the two tabs c of the feed sw. holder and pull out the switch. (2) Unsolder the DET switch wire if necessary.
DET switch
Connector board
Pickup
Fig.6
DET switch
Tab c
Tab c
Fig.7
(No.49837)1-11
2.2.4 Removing the chassis unit (See Figs.8 and 9) Prior to performing the following procedure, remove the top cover and connector board. (1) Remove the two suspension springs (L) and (R) attaching the chassis unit to the frame. CAUTION: The shape of the suspension spring (L) and (R) are different. Handle them with care. When reassembling, make sure that the three shafts on the underside of the chassis unit are inserted to the dampers certainly.
Chassis unit
Shaft
Shafts
Damper
Damper
Damper
Fig.9
Frame
1-12 (No.49837)
2.2.5 Removing the clamper assembly (See Figs.10 and 11) Prior to performing the following procedure, remove the top cover. (1) Remove the clamper arm spring. (2) Move the clamper assembly in the direction of the arrow to release the two joints d.
Joint d
(No.49837)1-13
2.2.6 Removing the loading / feed motor assembly (See Figs.12 and 13) Prior to performing the following procedure, remove the top cover, connector board and chassis unit. (1) Remove the screw C and move the loading / feed motor assembly in the direction of the arrow to remove it from the chassis rivet assembly. (2) Disconnect the wire from the loading / feed motor assembly if necessary. CAUTION: When reassembling, connect the wire from the loading / feed motor assembly to the flame as shown in Fig.12.
Fig.13
1-14 (No.49837)
2.2.7 Removing the pickup unit (See Figs.14 to 18) Prior to performing the following procedure, remove the top cover, connector board and chassis unit. (1) Remove the screw D and pull out the pu. shaft holder from the pu. shaft. (2) Remove the screw E attaching the feed sw. holder. (3) Move the part e of the pickup unit upward with the pu. shaft and the feed sw. holder, then release the joint f of the feed sw. holder in the direction of the arrow. The joint g of the pickup unit and the feed rack is released, and the feed sw. holder comes off. (4) Remove the pu. shaft from the pickup unit. (5) Remove the screw F attaching the feed rack to the pickup unit. 2.2.8 Reattaching the pickup unit (See Figs.14 to 17) (1) Reattach the feed rack to the pickup unit using the screw F. (2) Reattach the feed sw. holder to the feed rack while setting the joint g to the slot of the feed rack and setting the joint f of the feed rack to the switch of the feed sw. holder correctly. (3) As the feed sw. holder is temporarily attached to the pickup unit, set to the gear of the joint g and to the bending part of the chassis (joint h) at a time. CAUTION: Make sure that the part i on the underside of the feed rack is certainly inserted to the slot j of the change lock lever. (4) Reattach the feed sw. holder using the screw E. (5) Reattach the pu. shaft to the pickup unit. Reattach the pu. shaft holder to the pu. shaft using the screw D.
Pickup unit
Part e
Feed rack
Fig.15
E
Slot j Joint g Joint f Joint h
F
Pickup unit
Feed rack
Joint f
E
Pu. shaft Joint g
Fig.17
D
Pu. shaft holder Pickup unit Fig.14 Part e
(No.49837)1-15
2.2.9 Removing the trigger arm (See Figs.19 and 20) Prior to performing the following procedure, remove the top cover, connector board and clamper unit. (1) Turn the trigger arm in the direction of the arrow to release the joint k and pull out upward. CAUTION: When reassembling, insert the part m and n of the trigger arm into the part p and q at the slot of the chassis rivet assembly respectively and join the joint k at a time.
Joint k
Trigger arm
Fig.20 2.2.10 Removing the top plate assembly (See Fig.21) Prior to performing the following procedure, remove the top cover, connector board, chassis unit, and clamper assembly. (1) Remove the screw H. (2) Move the top plate assembly in the direction of the arrow to release the two joints r. (3) Unsolder the wire marked s if necessary.
Joints r
s
Fig.21
1-16 (No.49837)
2.2.11 Removing the mode sw. / select lock arm (See Figs.22 and 23) Prior to performing the following procedure, remove the top plate assembly. (1) Bring up the mode sw. to release from the link plate (joint t) and turn in the direction of the arrow to release the joint u. (2) Unsolder the wire of the mode sw. marked s if necessary. (3) Turn the select lock arm in the direction of the arrow to release the two joints v. (4) The select lock arm spring comes off the select lock arm at the same time.
Link plate
Joint u
Hook w Select lock arm Top plate Select lock arm spring
(No.49837)1-17
2.2.12 Reassembling the mode sw. / select lock arm (See Figs.24 to 26) REFERENCE: Reverse the above removing procedure. (1) Reattach the select lock arm spring to the top plate and set the shorter end of the select lock arm spring to the hook w on the top plate. (2) Set the other longer end of the select lock arm spring to the boss x on the underside of the select lock arm, and join the select lock arm to the slots (joint v). Turn the select lock arm as shown in the figure. (3) Reattach the mode sw. while setting the part t to the first peak of the link plate gear, and join the joint u. CAUTION: When reattaching the mode sw., check if the points y and z are correctly fitted and if each part operates properly.
Fig.25
Mode sw.
1-18 (No.49837)
2.2.13 Removing the select arm R / link plate (See Figs.27 and 28) Prior to performing the following procedure, remove the top plate assembly. (1) Bring up the select arm R to release from the link plate (joint a') and turn as shown in the figure to release the two joints b' and joint c'. (2) Move the link plate in the direction of the arrow to release the joint d'. Remove the link plate spring at the same time. REFERENCE: Before removing the link plate, remove the mode sw..
Select arm R
Joint r
Joint b'
Joint a' Fig.27 Link plate spring Top plate Joint d'
Joint a'
(No.49837)1-19
2.2.15 Removing the loading roller assembly (See Figs.31 to 33) Prior to performing the following procedure, remove the clamper assembly and top plate assembly. (1) Push inward the loading roller assembly on the gear side and detach it upward from the slot of the joint g' of the lock arm rivet assembly. (2) Detach the loading roller assembly from the slot of the joint h' of the lock arm rivet assembly. The roller guide comes off the gear section of the loading roller assembly. Remove the roller guide and the HL washer from the shaft of the loading roller assembly. (3) Remove the screw J attaching the lock arm rivet assembly. (4) Push the shaft at the joint i' of the lock arm rivet assembly inward to release the lock arm rivet assembly from the slot of the L side plate. (5) Extend the lock arm rivet assembly outward and release the joint j' from the boss of the chassis rivet assembly. The roller guide springs on both sides come off at the same time. CAUTION: When reassembling, reattach the left and right roller guide springs to the lock arm rivet assembly before reattaching the lock arm rivet assembly to the chassis rivet assembly. Make sure to fit the part k' of the roller guide spring inside of the roller guide. (Refer to Fig.34.)
Part k'
Fig.32
Boss
J
Roller guide
Joint h'
Lock arm rivet assembly Joint j' Roller guide spring Joint g'
Fig.33
Joint i'
Loading roller assembly Roller guide spring Lock arm rivet assembly Fig.31
Loading roller Lock arm rivet assembly Roller guide spring Fig.34
1-20 (No.49837)
2.2.16 Removing the loading gear 5, 6 and 7 (See Figs.35 and 36) Prior to performing the following procedure, remove the top cover, chassis unit, pickup unit and top plate assembly. (1) Remove the screw K attaching the loading gear bracket. The loading gear 6 and 7 come off the loading gear bracket. (2) Pull out the loading gear 5.
Loading gear 5
Loading gear 3
Fig.35
K
Loading gear bracket Loading gear 6 Loading gear 5 Loading gear 7
Fig.36
(No.49837)1-21
2.2.17 Removing the gears (See Figs.37 to 40) Prior to performing the following procedure, remove the top cover, chassis unit, top plate assembly and pickup unit. Pull out the loading gear 3. (See Fig.35.) (1) Pull out the feed gear. (2) Move the loading plate assembly in the direction of the arrow to release the L side plate from the two slots m' of the chassis rivet assembly. (See Fig.37.) (3) Detach the loading plate assembly upward from the chassis rivet assembly while releasing the joint n'. Remove the slide hook and loading plate spring from the loading plate assembly. (4) Pull out the loading gear 2 and remove the change lock lever. (5) Remove the E ring and washer attaching the change gear 2. (6) The change gear 2, change gear spring and adjusting washer come off. (7) Remove the loading gear 1. (8) Move the change plate rivet assembly in the direction of the arrow to release from the three shafts of the chassis rivet assembly upward. (See Fig.38.) (9) Detach the loading gear plate rivet assembly from the shaft of the chassis rivet assembly upward while releasing the joint p'. (See Figs.38 and 40.) (10) Pull out the loading gear 4.
Joint p' Change plate rivet assembly Shafts Loading gear 4 Loading gear plate rivet assembly Shaft Loading gear 2 Loading gear 1 Chassis rivet assembly Change gear 2 Fig.38 Joint n' Slide hook Loading plate spring
E ring
L side plate Slot m' L side plate Loading plate assembly Joint n' Feed gear Slot m' E ring Chassis rivet assembly
Fig.37
Slot m'
Washer Change gear 2 Change gear spring Adjusting washer Change plate rivet assembly
1-22 (No.49837)
2.2.18 Removing the turn table / spindle motor (See Figs.41 and 42) Prior to performing the following procedure, remove the top cover, connector board, chassis unit and clamper assembly. (1) Remove the two screws L attaching the spindle motor assembly through the slot of the turn table on top of the body. (2) Unsolder the wire on the connector board if necessary.
Turn table
Fig.41
Turn table
(No.49837)1-23
SECTION 3 Adjustment
3.1 Adjustment method Standard measuring conditions Power supply voltage Load impedance Output Level DC14.4V(11 to 16V) 20K(2 Speakers connection) Line out 2.0V (Vol. MAX) Test instruments required for adjustment (1) Digital oscilloscope (100MHz) (2) AM Standard signal generator (3) FM Standard signal generator (4) Stereo modulator (5) Electric voltmeter (6) Digital tester (7) Tracking offset meter (8) Test Disc JVC :CTS-1000 (9) Extension cable for check EXTSH002-22P 1 Standard volume position Balance and Bass &Treble volume : lndication"0" Loudness : OFF How to connect the extension cable for adjusting Caution: Be sure to attach the heat sink and rear bracket onto the power amplifier IC and regulator IC respectively, before supply the power. If voltage is applied without attaching these parts, the power amplifier IC and regulator IC will be destroyed by heat.
Dummy load Exclusive dummy load should be used for AM,and FM. For FM dummy load,there is a loss of 6dB between SSG output and antenna input.The loss of 6dB need not be considered since direct reading of figures are applied in this working standard.
CN501
1-24 (No.49837)
3.2
Service mode
Operation method
"TOC read" starts Press the [CD], [SEL] and [POWER] keys simultaneously for 2 seconds. "VERSION" is indicated on the LCD. Press the [SEL] key
(Note) If "SUB 000" and "VCD 000" are indicated on the LCD, these operations are required.
"MAIN 400" is MAIN 400 indicated on the LCD. Main micon software version Space Press the [F.SKIP] key
"SUB 144" is VCD 144 indicated on the LCD. VCD/CD control IC software version Press the [F.SKIP] key
Sequence of LCD diaplay Press the [F.SKIP] . . . . . . . . MAIN Press the [B.SKIP] . . . . . . . . MAIN Cancellation of service mode No operation for ten seconds Return to normal display Return to normal display Press the key except for [F.SKIP] or [B.SKIP] key SUB VCD/CD VCD/CD SUB MAIN MAIN
(No.49837)1-25
3.3
3.4
(1) Cleaning the pick up lens Before you replace the pick up, please try to clean the lens with a alcohol soaked cotton swab. (2) Life of the laser diode When the life of the laser diode has expired, the following symptoms will appear. The level of RF output (EFM output: amplitude of eye pattern) will be low.
Turn off the power switch and,disconnect the power cord from the ac outlet.
Replace the pickup with a normal one.(Refer to "Pickup Removal" on the previous page)
NO Replace it. Plug the power cord in,and turn the power on. At this time,check that the laser emits for about 3seconds and the objective lens moves up and down. Note: Do not observe the laser beam directly.
YES O.K
(3) Semi-fixed resistor on the APC PC board The semi-fixed resistor on the APC printed circuit board which is attached to the pickup is used to adjust the laser power.Since this adjustment should be performed to match the characteristics of the whole optical block, do not touch the semi-fixed resistor. If the laser power is lower than the specified value, the laser diode is almost worn out, and the laser pickup should be replaced. If the semi-fixed resistor is adjusted while the pickup is functioning normally, the laser pickup may be damaged due to excessive current.
Play a disc.
Finish.
1-26 (No.49837)
Pin Layout
Block Diagram
O1 O2 GND O3 O4 O5 O6
14 15 16 17 18 19 20
A7 A6 A5 A4 A3 A2 A1 A0 O0
5 6 7 8 9 10 11 12 13
4 3 2 1 32 31 30 29 28 27 26 25 24 23 22 21
DATA OUTPUTS O0 - O7
(No.49837)1-27
4.2
Pin Layout
75 76 ~ 100 1
Block Diagram
51 50
26 ~ 25
~
32-Bit RISC Processor 8KB cache
On-Screan Display
Gateway and DMA Controller
TDM Interface
CRT Controller
DRAM Interface
Vertical sync; programmable for rising or falling edge. Horizontal sync; programmable for rising or falling edge. RISC and system clock input. Doubled pixel clock I/O for screen video interface. 27-MHz pixel clock qualifier I/O for screen video interface. Auxillary control (AUX0 and AUX1 are open collectors). Ground. 2.85V power supply. Auxillary control (AUX0 and AUX1 are open collectors). RISC interface data.
1-28 (No.49837)
Symbol LWR# LOE# LCS[3,1,0]# LA[0:17] VSS VPP LA[0:17] ACLK AOUT SEL_PLL0
I/O O O O O I I O I/O O I
Descriptions RISC interface write enable (active-low). RISC interface output enable (active-low). RISC interface chip select (active-low). RISC interface address. Ground. 5.0V power supply. RISC interface address. Master clock for external audio DAC (8.192MHz, 11.2896MHz, 12.288MHz, 16.9344MHz, and 18.432MHz). Audio interface serial data. Used with SEL_PLL1 pin 91 to select phase-lock loop (PLL) clock frequency of CPUCLK pin 42: 00 = bypass PLL. 01 = 54MHz PLL. 10 = 67.5MHz PLL. 11 = 81MHz PLL. Audio transmit bit clock. Audio interface transmit frame sync. Used with SEL_PLL0 pin 89 to select phase-lock loop (PLL) clock frequency of CPUCLK pin 42, Multiplexed memory row and column address. Memory output enable (active-low). Audio interface serial data. Audio receive bit clock. Audio interface receive frame sync. TDM serial clock. TDM serial data receive. TDM frame sync. Memory colomn address strobe (active-low). Ground.
90 91
I/O O I O O I I I I I I O I
92 93 94 95 96 97 98 99 100
MA9 DOE# AIN ARFS ARCLK TDMCLK TDMDR TDMFS CAS# VSS
4.3
1A 1B 2Y GND
1 2 3 4
Vcc 1Y 2B 2A
A L L H H
B L H L H
Y L L L H
(No.49837)1-29
4.4
Pin function
80 81 ~ 100 1
Blockdiagram
51 50 ~ 31
30
CD ROM Kit
Echo/Surround/Vocal Assist
Preamp Volume Control Preamp Volume Control
VFD Driver
VFD Panel
Pin function Pin No. 1,25:26,31,72,75,77,91,100 5,16,32,66,73,78,90 6 7 9 11 70 69 68 67 14 18 20 34 35 36 38 39 40 81,83,85,93,95,97,99,8 10 12 13 15 17 19 21 22 1-30 (No.49837) Symbol VSS VCC DSC_C AUX0 AUX1 AUX2 AUX3 AUX4 AUX5 AUX6 AUX7 AUX8 AUX9 AUX10 AUX11 AUX12 AUX13 AUX14 AUX15 DSC_D[7:0] DSC_S DCLK EXT_CLK RESET_B MUTE MCLK TWS SPLL_OUT TSD TBCK I/O I I I I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I O I I O I I O I I Function Ground. Voltage supply 5v. Clock programming to access internal registers. Servo Foward or Control Pin. Servo Reverse or Control Pin. Servo LDON or Control Pin. Servo CW/Limit or Control Pin. Servo CCW/Close or Control Pin. Servo Data or Control Pin. Servo XLAT or Control Pin/VFD_DO. Servo BRKM/Sense or Control Pin/VFD_DI. Servo Mute/Open or Control Pin/VFD_CLK. Servo SQS0 or Control Pin. Servo SQCK or Control Pin. 3880 IRQ or Interrupt Output or Control Pin. CD C2PO or Interrupt input or Control Pin. Serial Interrupt/CD-Mute or Control Pin. Servo SCOR(S0S1) or Interrupt Input or Control Pin. Interrupt Input or Control Pin. Data for programming to access Internal registers. Strobe for programming to access Internal registers. Dual-purpose pin DCLK is the MPEG decoder clock. EXT_CLK is the external clock EXT_CLK is an input during bypass PLL mode. Video reset(active-low). Audio mute. Audio master clock. Dual-purpose pin TWS is the transmit audio frame sync. SPLL_OUT is the select PLL output. Transmit audio data input. Transmit audio bit clock.
Pin No. 23
I/O Function O Dual-purpose pin RWS is the audio frame sync. I Pins SEL_PLL[1.0] select the PLL clock frequency for the DCLK output. SEL_PLL1 0 0 1 1 SEL_PLL0 0 0 0 1 DCLK Bypass PLL(input mode) 27 MHz(output mode) 32.4 MHz(output mode) 40.5 MHz(output mode)
24 2:4,27:30,76 33
37
Reset output(active-low). No connect.Do not connect to these pins. O Dual-purpose pin. RSD is the receive audio data input. I SEL_PLL0 along with SEL_PLL1 select the PLL clock frequency for the DCLK output.See the table for pin number 23. RBCK O Dual-purpose pin.RBCK is the receive audio bit clock. SER_IN I SER_IN is the serial input DSC mode. 0-Parallel DSC mode. 1-Serial DSC mode. VSSAA I Audio Analog Ground. VCM I ADC Common Mode Reference(CMR) buffer output.CMR is approximately 2.25V.Bypass to analog ground with 47F electrolytic in parallel with 0.1F. VREFP I DAC and ADC maximum reference. Bypass to VCMR with 10F in parallel with 0.1F. VCCAA I Analog VCC, 5V. AOR+,AOR- O Right channel output. AOL-,AOL+ O Left channel input. MIC1 I Microphone input 1. MIC2 I Microphone 2. VREF I Internal resistor divider generates Common Mode Reference(CMR) voltage. Bypass to analog ground with 0.1F. VREFM I DAC and ADC minimum reference. Bypass to VCMR with 10F in parallel with 0.1F. RSET I Full scale DAC current adjustment. COMP I Compensation pin. VSSAV I Video Analog Ground CDAC O Modulates chrominance output. VCCAV I Video VCC, 5V YDAC O Y Iuminance data bus for screen video port. VDAC O Composite video output. ACAP I Audio CAP. XOUT O Crystal output. XIN I 27 MHz crystal input. PCLK I/O 13.5 MHz pixel clock. 2XPCLK I/O 27 MHz(2 times pixel clock). HSYN_B O Horizontal sync(active-low). VSYN_B O Vertical sunc(active-low). YUV[7:0] I YUV data bus for screen video port.
(No.49837)1-31
4.5
AN22000A (IC601) : RF & SERVO AMP Pin function Pin Symbol I/O Function No. 1 PD I APC Amp. input terminal 2 LD O APC Amp. output terminal 3 VCC - Power supply terminal 4 RFN I RF adder Amp. inverting input terminal 5 RFOUT O RF adder Amp. output terminal 6 RFIN I AGC input terminal 7 CAGC I Input terminal for AGC loop filter capacitor 8 ARF O AGC output terminal 9 CEA I Capacitor connecting terminal for HPF-Amp. 10 3TOUT O 3 TENV output terminal 11 CBDO I Capacitor connecting terminal for envelope detection on the darkness side 12 BDO O BDO output terminal 13
15
A C B D PDF PDE TBAL FBAL GCTRL FEOUT FEN TEN TEOUT TEBPF VDET VREF
Terminal layout
Block diagram
4
RFOUT
PD LD VCC RFN RFOUT RFIN CAGC ARF CEA 3TOUT CBDO BDO COFTR OFTR RFDET GND
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
6
RFIN
11
12
13
14
RF_EQ
AGC
BDO
OFTR 9
NRFDET
3TENV
10
COFTR
32 31
AMP
GCA
BCA SUBT +
22 23
30 29 27
AMP
GCA
BCA 21
AMP
GCA
BCA
SUBT
20
28
AMP
GCA
BCA VDET
19 18
17
+ -
2
LD
14 OFTR O 15 NRFDET O 16 GND 17 VREF O 18 VDET O 19 TEBPF I 20 TEOUT O 21 TEN I 22 FEN I 23 FEOUT O 24 GCTL O 25 FBAL O 26 TBAL O 27 E I 28 F I 29 D I 30 B I 31 C I 32 A I
Capacitor connecting terminal for envelope detection on the light side OFTR output terminal NRFDET output terminal Ground VREF output terminal VDET output terminal VDET output terminal TE Amp. output terminal TE Amp. inverting input terminal FE Amp. inverting input terminal FE Amp. output terminal GCTL & APC terminal FBAL control terminal TBAL control terminal Tracking signal input terminal 1 Tracking signal input terminal 2 Focus signal input terminal 4 Focus signal input terminal 3 Focus signal input terminal 2 Focus signal input terminal 1
24
26
25
16
1-32 (No.49837)
4.6
Pin layout
Pin Name A0~A8 RAS UCAS LCAS WE OE Vcc Vss NC Address inpits
Function Row address strobe Columu address strobe / upperbyte control Columu address strobe / lower byte control Write enable Output enable +5V power supply Ground No connection
Block diagram
OE WE UCAS LCAS RAS
WE CLOCK GENERATOR
OE CLOCK GENERATOR
Vcc Vss
SeNSE AMPLIFIERS
I/O BUFFER
ROW DECODERS
512
MEMORY ARRAY
I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O8 I/O9 I/O10 I/O11 I/O12 I/O13 I/O14 I/O15 I/O16
4.7
Pin layout
Vcc IN B 1 5 VDD A IN A 2 Y
Vss
OUT X
B GND
(No.49837)1-33
4.8
Terminal layout
20
11
9 7
1 Protective circuit 8
5 12 3
2 4 Stand by Switch
10
Ripple Filter
Mute circuit
22
15
17 19
16
24
1-34 (No.49837)
Terminal layout
AC CONT1 GND1 OUTFR+ Vcc1/2 OUTRRGND2 OUTRR+ VREF INRR INFR SGND INFL INRL ONTIME OUTRL+ GND3 OUTRLVcc3/4 OUTFL+ MUTE OUTFLGND4 OUTFRSTBY
Pin function Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 Symbol AC CONT1 GND1 OUTFRSTBY OUTFR+ Vcc1/2 OUTRRGND2 OUTRR+ VREF INRR INFR SGND INFL INRL ONTIME OUTRL+ GND3 OUTRLVcc3/4 OUTFL+ MUTE OUTFLGND4 NC Header of IC Power GND Outpur(-) for front Rch Stand by input Output (+) for front Rch Power input Output (-) for rear Rch Power GND Output (+) for rear Rch Ripple filter Rear Rch input Front Rch input Signal GND Front Lch input Rear Lch input Power on time control Output (+) for rear Lch Power GND Output (-) for rear Lch Power input Output (+) for front Muting control input Output (-) for front Power GND No connection Function
4.9
NC
1 A 2 -
+ B
1 2 3 4 5 6 7 8
(No.49837)1-35
4.10 LA6589H-X (IC501) : BTL driver Pin layout & Block diagram
H
VIN1-A
1 +
28
L
VIN1
VIN1+A
2 +
27
VIN1-B
VCCP1
3
33k
26 Level shift
VIN1+B
VO1+
11k
25
S-GND
VO1-
24
It is ON/OFF as for all outputs.
H : ON L : OFF
VIN1-SW
Level shift
VO2+
MUTE
23
MUTE
VO2-
22
VREF_IN
FR
FR
FR
FR
VO3+
Level shift
21
5VREG(PNPTr External)
VCC_S
VO3-
20
REG-OUT
VO4+
10
Level shift
19
REG_IN
VO4-
11
18
33k 11k
VIN2G
VCCP2
12
33k 11k
17
VIN2
VIN4
13
16
33k 11k
VIN3G
VIN4G
14
15
VIN3
1-36 (No.49837)
Pin function Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Symbol VIN1-A VIN1+A VCCP1 VO1+ VO1VO2+ VO2VO3+ VO3VO4+ VO4VCCP2 VIN4 VIN4G VIN3 VIN3G VIN2 VIN2G REGIN REG-OUT VCCS VREFIN MUTE VIN1_SW S_GND VIN1+B VIN1-B VIN1 CH1 input AMP_A reversing input CH1 input AMP_A non-reversing input CH1 and CH2 power steps power supply CH1 Output terminal (+) CH1 Output terminal (-) CH2 Output terminal (+) CH2 Output terminal (-) CH3 Output terminal (+) CH3 Output terminal (-) CH4 Output terminal (+) CH4 Output terminal (-) CH3 and CH4 power steps power supply CH4 Input terminal CH4 Input terminal(For gain adjustment) CH3 Input terminal CH3 Input terminal(For gain adjustment) CH2 Input terminal CH2 Input terminal(For gain adjustment) External PNP transistor base connection 5VREG output terminal and external PNP transistor collector connection Signal system power supply Standard voltage impression terminal Output ON/OFF terminal CH1 input OP_AMP switch terminal Signal system GND CH1 AMP_B non-reversing input terminal CH1 AMP_B reversing input terminal CH1 input terminal and input OP_AMP output terminal Function
*1 Frame (FR) at the center becomes system GND(P-GND) power . Please give (*O) as the lowest potential with system GND(SGND) signal. *2 Be short-circuited of VCC_S (signal system power supply) and VCCP1 and VCCP2 (output steps power supply) on the outside.
VCC
SAG 1 6 PS
PS
3
Clamp
6 1 SAG
DRV. 6dB
OUT 2
5 GND
bias IN
4 5
GND
2 OUT
VCC 3
4 IN
(No.49837)1-37
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Block diagram
+B C1 100u VCC C2 0.1u ACC
9
ANT OUT C3 0.1u EXT OUT C4 0.1u ANT CTRL
Surge Protector
BIAS
TSD
COMPOUT
4 7 11 5 12
CTRL
SW5VOUT
ILMOUT
10
14
C8 0.1u
15
GND
TAB
GND
13
ILM AJ UNIT R: C:F note1) TAB (header of IC) connected to GND
R1
Pin function Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Symbol EXTOUT ANTOUT ACCIN VDDOUT SW5VOUT COMPOUT ANT CTRL VCC BATT DET AUDIO OUT CTRL CD OUT ILM AJ ILM OUT GND Function Output voltage is VCC-1 V when M or H level applied to CTRL pin. Output voltage is VCC-1 V when M or H level to CTRL pin and H level to ANT-CTRL. Connected to ACC. Regular 5.7V. Output voltage is 5V when M or H level applied to CTRL pin. Output for ACC detector. L:ANT output OFF H:ANT output ON Connected to VCC. Low battery detect. Output voltage is 9V when M or H level applied to CTRL pin. L:BIAS OFF M:BIAS ON H:CD ON Output voltage is 8V when H level applied to CTRL pin. Adjustment pin for ILM output voltage. Output voltage is 10V when M or H level applied to CTRL pin. Connected to GND.
1-38 (No.49837)
64 1
49 48
16 17
Pin function Pin No. 1,2 3 4 5 6 7 8 9 10 11 12 13 14 15 16,17 18 19 20 21 22 23 24 25 Symbol /SW1, /SW2 /SW3 PCHKCD PCHKVCD VREF+ VDD OSC2 OSC1 VSS XI NC MMOD MSTAT KCMD NC SUBQ SQCK /VCDRST /CDMRST NC UDSASTB UDSADAT UDSAACK I/O I I I I I O I I I O I -
33 32
Function SW1,SW2 input Connect to ground Connect to ground Connect to ground Connect to VDD Power supply Xtal output Xtal input Ground Connect to ground Not connect Connect to ground Status output Command input Not connect
Symbol NC BLKCK GND PS2 GND DSASTB DSADAT DSAACK PS1 NC REST LM MSW NC /LSIRST STAT MDATA MCLK MLD VREF/TLOCK /FLOCK SENSE
I/O I I -
I/O ES3880 STB for DSA I/O ES3880 DAT for DSA I/O ES3880 ACK for DSA I/O PS1 slave O O Not connect Loading motor control Not connect CD LSI reset output I/O Rest SW I/O Motor control SW
I/O SubQ. data I/O SubQ. clock I/O VCD reset I Micon reset Not connect
I/O Status I/O Com.data I/O Com.clock I/O Com.load I I I I Connect to ground Tracking lock signal input Focus lock signal input Sense signal input
I/O ES3883 STB for uDSA I/O ES3883 DAT for uDSA I/O ES3883 ACK for uDSA
Vcc
ROUT
PD
magnetic shield
GND
(No.49837)1-39
1 80
~
40 41 ~ 60
61
Block diagram
LRCKIN(MSEL) BCLK(SSEL) SRDATAIN (PSEL) IOSEL CLVS CRC BLKCK CLDCK SBCK SUBC DEMPH RESY FLAG6(RESY) SSEL SQCK SUBQ AVDD2 AVDD2 PCK EFM PLLF DSLF IREF DRF ARF RSEL PSEL MLD MCLK MDATA CK384(EFM) VCOF BYTCK SMCK FCLK CSEL MSEL X2 X1 STAT OUTPUT PORT MICRO COMPUTER INTERFACE CLV SERVO D/A CONVERTER SUB CODE BUFFER EFM DEMODULATION SYNC INTERPOLATION SUBCODE DEMODULATION CIRC ERROR CORRECTION DEINTERLEVE 16k SRAM PEM (R) 1BIT DAC LOGIC S PEM (L) AVSS1 AVDD1 OUTR
DIGITAL DEEMPHSIS
OUTL
FLAG IPFLAG DIGITAL AUDIO INTERFASE DIGITAL AUDIO INTERFASE INTER POLATION SOFT MUTING DIGITAL ATTENUATION PEAK DETECTIVE AUTO CUE TX
ECM PC LRCK SRDATA BCLK DMUTE TRKV KICK VREF TRVSTR ECS TVD TRD FOD TBAL FBAL TOFS TES /TLOCK /FLOCK PLAY LDON WVEL SENSE
A/D COVERTER
INPUT
V V D S D S
D V D D 1
D / / V R T S S E S T S 1 T
F E
T E
R F E N V
T R C R S
V D E T
B D O
/ R F D E
O F T
1-40 (No.49837)
I/O
O O O O I I I O O O O I O Not used Not used Not used
Function
I/O
O O I I I Not used
Function
Laser ON signal output (H:on)
Power supply (Digital) Connected to GND Not used CPU command clock signal input(Data is latched at signal's rising point) CPU command data input CPU command load signal input Sense signal output Focus lock signal output Active: Low Tracking lock signal output Active: Low sub-code/block/clock signal output Outside clock for sub-code Q resister input Sub-code Q -code output Connected to GND Status signal(CRC,CUE,CLVS, TTSTOP,ECLV,SQOK) Reset signal input (L:Reset) Not used Not used Traverse enforced output Traverse drive output Not used Spindle motor drive signal (Enforced mode output) 3-State Spindle motor drive signal (Servo error signal output) Kick pulse output Tracking drive output Focus drive output Reference voltage input pin for D/A output block (TVD,FOD,FBA,TBAL) Focus Balance adjust signal output Tracking Balance adjust signal output Focus error signal input (Analog input) Tracking error signal input (Analog input) RF envelope signal input (Analog input) Vibration detect signal input (H:detect) Off track signal input (H:off track) Track cross signal input RF detect signal input (L:detect) BDO input pin (L:detect) O O O -
shunt
signal
output
I/O Loop filter pin for DSL I/O Loop filter pin for PLL I Not used Power supply (Analog) Connected to GND (Analog) Not used Not used PLL data slice output Not used Not used Connected to GND (for X'tal oscillation circuit) Input of 16.9344MHz X'tal oscillation circuit Output of X'tal oscillation circuit Power supply (for X'tal oscillation circuit) Not used Not used Not used Not used Not used Not used Not used Not used Not used pull up pull up Power supply (Digital) Lch audio output Connected to GND Rch audio output pull up Connected to GND Connected to GND Connected to GND Pull up
(No.49837)1-41
1
Block diagram
2 3 INPUT
OUTPUT
GND
4.17 RT9161 / A-27CG-X (IC105) : Regulator Pin layout Block diagram
VIN
Error Amp
VOUT
1 GND
+ 1.2V Reference
GND
Pin function Pin Name VOUT GND VIN Function Output Voltage Ground Power Input
1-42 (No.49837)
Block diagram
COMMON DRIVER
CLOCK GENERATOR
SHIFT REGISTER
ADDRESS DETECTOR
Piin function Pin No. 1~ 52 53~55 56 57 Pin Name SG1 ~ SG52 COM1 ~ COM3 VDD INH I/O O O I Segment Output Pins Common Driver Output Pins Power Supply Display OFF Control Input Pin When this pin is "Low", the Display is forcibly turned OFF. (SG1 to SG52, COM1 to COM3 are set to "LOW"). (See Note 1) When this pin is set to "High", the Displa is ON. Used for the 2/3 Bias Voltage when the Bias Voltages are provied externally. Connect to VDD2 when 1/2 Bias is used. Used for 1/3 Bias Voltage when the Bias Voltages are provided externally. Connect to VDD1 when 1/2 Bias is used. Ground Pin. Chip Enable Pin Synchronization Clock Transfer Data Pin Description
58 59 60 61 62 63 64
I I I I I
Note 1: When INH = "LOW" : Serial data trensfers can be performed when the display is forcibly OFF.
(No.49837)1-43
100 1 30
31
Pin function Pin No. 1 to 8 9 10 11 12 13 14 15 16 to 18 19 20 21,22 23 24 25 26 to 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 to 65 1-44 (No.49837) Symbol NC E.VOL.DATA_OUT E.VOL.SCK NC LCD SO LCD SCK MECHA POWER LCD CE NC ENC1 ENC2 NC KEY0 KEY1 KEY2 AVDD LEVEL IND SM AVSS REGCPU VDD REGOSC XOUT XIN GND IFCCONT GND NC IF COUNT VDDPLL OSC IN NC GNDPLL EQ NC VPP RESET REMOCON NC MECHA.RESET NC I/O O O O O O O I I I I I I I O I O I I O I I O Not connect E.VOLUME data output E.VOLUME clock output Not connect LCD data output LCD driver clock output Linked with MECHA ON LCD driver chip enable signal output Not connect Rotary volume signal A input Rotary volume signal B input Not connect Key input 1 Key input 2 Key input 3 Power supply for A/D converter (Connect to VDD) Level meter A/D input S meter (electric field strength) input Ground for A/D converter (Connect to ground) Regulator for CPU power supply Power supply Power supply for oscillator circuit Crystal oscillator connect terminal for system clock Crystal oscillator connect terminal for system clock Connect to ground IFC output prohibition signal Connect to ground Not connect FM/AM IF count signal input Connect to VDD FM/AM local oscillation signal input Not connect Connect to ground PLL error signal output Not connect Connect to ground through the resistor Main micon reset input Optical remocon signal input Not connect CD micon reset signal output Not connect Function
Symbol VIDEO ON/OFF BAND NC RXD0 TXD0 SD/ST /MONO IF/AGC NC ANT.REMOTE PARKING BRAKE NC SW1 P.SAVE1 P.SAVE2 P.SAVE.SLAVE GND NC MUTE TEL MUTING POWER CONT NC DETACH VDDPORT GNDPORT
Function Tuner receive band switching signal (H: FM, L: AM) Not connect For flash ROM writing / UART(VCD status input) For flash ROM writing / UART(VCD command output) Station detection / FM stereo input FM monaural control output IF count request output Not connect Antenna remote control output (H: tuner) L: VIDEO OFF, H: VIDEO ON Not connect S1 input, Disc insert detection on power OFF Power save 1(ACC) detection, L: Power save Power save 2(BATTERY) detection, L: Power save Power save 1 control signal output to mecha micon Connect to ground Not connect Mute control signal output Tel muting input Power supply IC control signal output Not connect Panel connector detection Connect to VDD Connect to ground
Vo
Driver
Reference
GND Cn
Pin function Pin No. Symbol 1 2 3 4 5 6 7 Vout NC GND Cn Cout Sub Vin Output terminal Non connect Connect to ground Noise decrease terminal Control terminal Substrate (Connect to ground) Input terminal
Function
(No.49837)1-45
Block diagram
10 8 9 7 6 5 12
21 31 2 19
POWER SUPPLY
MUTE FUNCTION ZERO CROSS DETECTOR VOLUME 1 +20 to -31 dB LOUDNESS LEFT BASS LEFT +15 dB TREBLE LEFT +12 dB
16 15 13 11 14 22 20 18 17
LOGIC
SOURCE SELECTOR VOLUME 1 +20 to -31 dB LOUDNESS RIGHT BASS RIGHT +15 dB TREBLE RIGHT +12 dB
HC BUS REC
32 1
29
30
23
25
24
26 27
28
Pin functions Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Symbol SDA GND OUTLR OUTLF TL B2L B1L IVL ILL QSL IDL MUTE ICL IMO IBL IAL I/O I/O O O I I I O I I I Functions Serial data input/output. Ground. output left rear. output left front. Treble control capacitor left channel or input from an external equalizer. Bass control capacitor left channel or output to an external equalizer. Bass control capacitor left channel. Input volume 1. left control part. Input loudness. left control part. Output source selector. left channel. Not used Not used Input C left source. Not used Input B left source. Input A left source. Pin No. 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Symbol IAR IBR CAP ICR Vref IDR QSR ILR IVR B1R B2R TR OUTRF OUTRR Vcc SCL I/O I I I O I I O I O O I Functions Input A right source. Input B right source. Electronic filtering for supply. Input C right source. Reference voltage (0.5Vcc) Not used Output source selector right channel. Input loudness right channel. Input volume 1. right control part. Bass control capacitor right channel Bass control capacitor right channel or output to an external equalizer. Treble control capacitor right channel or input from an external equalizer. Output right front. Output right rear. Supply voltage. Serial clock input.
1-46 (No.49837)
(No.49837)1-47
VICTOR COMPANY OF JAPAN, LIMITED AV & MULTIMEDIA COMPANY MOBILE ENTERTAINMENT CATEGORY 10-1,1chome,Ohwatari-machi,Maebashi-city,371-8543,Japan
(No.49837)
Printed in Japan WPC