28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology . 2004 Microchip Technology Inc.

Preliminary DS39626B

Note the following details of the code protection feature on Microchip devices: Microchip products meet the specification contained in their particular Microchi p Data Sheet. Microchip believes that its family of products is one of the most secure familie s of its kind on the market today, when used in the intended manner and under normal conditions. There are dishonest and possibly illegal methods used to breach the code protect ion feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operatin g specifications contained in Microchip s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual pro perty. Microchip is willing to work with the customer who is concerned about the integr ity of their code. Neither Microchip nor any other semiconductor manufacturer can guarantee the sec urity of their code. Code protection does not mean that we are guaranteeing the product as unbreakable. Code protection is constantly evolving. We at Microchip are committed to continu ously improving the code protection features of our products. Attempts to break Microchip s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may ha ve a right to sue for relief under that Act. Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip s products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. Trademarks The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. Analog-for-the-Digital Age, Application Maestro, dsPICDEM,

dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. Printed on recycled paper. Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company s quality system processes and procedures are for its PICmicro 8-bit MCUs, KEELOQ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. DS39626B-page ii Preliminary . 2004 Microchip Technology Inc.

0 28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology Power Managed Modes: Run: CPU on, peripherals on Idle: CPU off, peripherals on Sleep: CPU off, peripherals off Idle mode currents down to 2.5 A typical Sleep mode current down to 100 nA typical Timer1 Oscillator: 1.8 A, 32 kHz, 2V Watchdog Timer: 1.4 A, 2V typical Two-Speed Oscillator Start-up Flexible Oscillator Structure: Four Crystal modes, up to 40 MHz 4x Phase Lock Loop (PLL) available for crystal and internal oscillators) Two External RC modes, up to 4 MHz Two External Clock modes, up to 40 MHz Internal oscillator block: -8 user selectable frequencies, from 31 kHz to 8MHz -Provides a complete range of clock speeds from 31 kHz to 32 MHz when used with PLL -User tunable to compensate for frequency drift Secondary oscillator using Timer1 @ 32 kHz Fail-Safe Clock Monitor -Allows for safe shutdown if peripheral clock stops Peripheral Highlights: High-current sink/source 25 mA/25 mA Three programmable external interrupts Four input change interrupts Up to 2 Capture/Compare/PWM (CCP) modules, one with Auto-Shutdown (28-pin devices) Enhanced Capture/Compare/PWM (ECCP) module (40/44-pin devices only):

-One, two or four PWM outputs -Selectable polarity -Programmable dead time -Auto-Shutdown and Auto-Restart Peripheral Highlights (Continued): Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI (all 4 modes) and I2C Master and Slave modes Enhanced Addressable USART module: -Supports RS-485, RS-232 and LIN 1.2 -RS-232 operation using internal oscillator block (no external crystal required) -Auto-Wake-up on Start bit -Auto-Baud Detect

10-bit, up to 13-channel Analog-to-Digital Converter module (A/D): -Auto-acquisition capability -Conversion available during Sleep Dual analog comparators with input multiplexing Programmable 16-level High/Low-Voltage Detection (HLVD) module: -Supports interrupt on High/Low-Voltage Detection Special Microcontroller Features: C compiler optimized architecture: Optional extended instruction set designed to optimize re-entrant code 100,000 erase/write cycle Enhanced Flash program memory typical 1,000,000 erase/write cycle Data EEPROM memory typical Flash/Data EEPROM Retention: 100 years typical Self-programmable under software control Priority levels for interrupts 8 x 8 Single Cycle Hardware Multiplier Extended Watchdog Timer (WDT): -Programmable period from 4 ms to 131s Single-supply 5V In-Circuit Serial Programming (ICSP ) via two pins In-Circuit Debug (ICD) via two pins Wide operating voltage range: 2.0V to 5.5V

Programmable Brown-out Reset (BOR) with software enable option Device Program Memory Data Memory I/O 10-bit A/D (ch) CCP/ ECCP (PWM) MSSP EUSARTComp. Timers 8/16-bit Flash (bytes) # Single-Word Instructions SRAM (bytes) EEPROM (bytes) SPI Master I2C PIC18F2525 48K 24576 3986 1024 25 10 2/0 PIC18F2620 64K 32768 3986 1024 25 10 2/0 PIC18F4525 48K 24576 3986 1024 36 13 1/1 PIC18F4620 64K 32768 3986 1024 36 13 1/1

Y Y Y Y

Y Y Y Y

1 1 1 1

2 2 2 2

1/3 1/3 1/3 1/3

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 1

PIC18F2525/2620/4525/4620 Pin Diagrams RB7/KBI3/PGD RB6/KBI2/PGC RB5/KBI1/PGM RB4/KBI0/AN11 RB3/AN9/CCP2(1) RB2/INT2/AN8 RB1/INT1/AN10 RB0/INT0/FLT0/AN12 VDD VSS RD7/PSP7/P1D RD6/PSP6/P1C RD5/PSP5/P1B RD4/PSP4 RC7/RX/DT RC6/TX/CK RC5/SDO RC4/SDI/SDA RD3/PSP3 RD2/PSP2 MCLR/VPP/RE3 RA0/AN0 RA1/AN1 RA2/AN2/VREF-/CVREF RA3/AN3/VREF+ RA4/T0CKI/C1OUT RA5/AN4/SS/HLVDIN/C2OUT RE0/RD/AN5 RE1/WR/AN6 RE2/CS/AN7 VDD VSS OSC1/CLKI/RA7 OSC2/CLKO/RA6 RC0/T1OSO/T13CKI RC1/T1OSI/CCP2(1) RC2/CCP1/P1A RC3/SCK/SCL RD0/PSP0 RD1/PSP1 1 2 3 4 5 6 7 8 9 10 11 12 13 14

15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 PIC18F4620 PIC18F2620 10 11 2 3 4 5 6 1 8 7 9 12 13 14 15 16 17 18 19 20 23 24 25 26 27 28 22 21 MCLR/VPP/RE3 RA0/AN0 RA1/AN1 RA2/AN2/VREF-/CVREF RA3/AN3/VREF+

RA4/T0CKI/C1OUT RA5/AN4/SS/HLVDIN/C2OUT VSS OSC1/CLKI/RA7 OSC2/CLKO/RA6 RC0/T1OSO/T13CKI RC1/T1OSI/CCP2(1) RC2/CCP1 RC3/SCK/SCL RB7/KBI3/PGD RB6//KBI2/PGC RB5/KBI1/PGM RB4/KBI0/AN11 RB3/AN9/CCP2(1) RB2/INT2/AN8 RB1/INT1/AN10 RB0/INT0/FLT0/AN12 VDD VSS RC7/RX/DT RC6/TX/CK RC5/SDO RC4/SDI/SDA 40-Pin PDIP 28-Pin SPDIP, SOIC PIC18F4525 PIC18F2525 Note 1: RB3 is the alternate pin for CCP2 multiplexing. DS39626B-page 2 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 Pin Diagrams (Cont. d) 10 11 2 3 4 5 6 1 181920212212131415 38 8 7 444342414039 1617 29 30 31 32 33 23 24 25 26 27 28 363435 9 PIC18F4525 37 RA3/AN3/VREF+ RA2/AN2/VREF-/CVREF RA1/AN1 RA0/AN0 MCLR/VPP/RE3 RB3/AN9/CCP2(1) RB7/KBI3/PGD RB6/KBI2/PGC RB5/KBI1/PGM RB4/KBI0/AN11 NC RC6/TX/CKRC5/SDORC4/SDI/SDARD3/PSP3RD2/PSP2RD1/PSP1RD0/PSP0RC3/SCK/SCLRC2/CCP1/P 1ARC1/T1OSI/CCP2(1) RC0/T1OSO/T13CKI OSC2/CLKO/RA6 OSC1/CLKI/RA7 VSS VSS VDD VDD RE2/CS/AN7 RE1/WR/AN6 RE0/RD/AN5 RA5/AN4/SS/HLVDIN/C2OUT RA4/T0CKI/C1OUT

RC7/RX/DT RD4/PSP4 RD5/PSP5/P1B RD6/PSP6/P1C RD7/PSP7/P1D VSS VDD VDD RB0/INT0/FLT0/AN12 RB1/INT1/AN10 RB2/INT2/AN8 44-Pin QFN PIC18F4620 10 11 2 3 4 5 6 1 181920212212131415 38 8 7 444342414039 1617 29 30 31 32 33 23 24 25 26 27 28 363435 9 PIC18F4525 37 RA3/AN3/VREF+ RA2/AN2/VREF-/CVREF RA1/AN1 RA0/AN0 MCLR/VPP/RE3 NCRB7/KBI3/PGD RB6/KBI2/PGC RB5/KBI1/PGM RB4/KBI0/AN11 NC RC6/TX/CKRC5/SDORC4/SDI/SDARD3/PSP3RD2/PSP2RD1/PSP1RD0/PSP0RC3/SCK/SCLRC2/CCP1/P 1ARC1/T1OSI/CCP2(1) NC NC RC0/T1OSO/T13CKI OSC2/CLKO/RA6 OSC1/CLKI/RA7 VSS

VDD RE2/CS/AN7 RE1/WR/AN6 RE0/RD/AN5 RA5/AN4/SS/HLVDIN/C2OUT RA4/T0CKI/C1OUT RC7/RX/DT RD4/PSP4 RD5/PSP5/P1B RD6/PSP6/P1C RD7/PSP7/P1D VSS VDD RB0/INT0/FLT0/AN12 RB1/INT1/AN10 RB2/INT2/AN8 RB3/AN9/CCP2(1) 44-Pin TQFP PIC18F4620 Note 1: RB3 is the alternate pin for CCP2 multiplexing. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 3

PIC18F2525/2620/4525/4620 Table of Contents 1.0 Device Overview ............................................................ ................................................................................ ............................. 7 2.0 Oscillator Configurations .................................................. ................................................................................ ......................... 23 3.0 Power Managed Modes ........................................................ ................................................................................ .................... 33 4.0 Reset ...................................................................... ................................................................................ ................................... 41 5.0 Memory Organization ........................................................ ................................................................................ ........................ 53 6.0 Flash Program Memory........................................................ ................................................................................ ..................... 73 7.0 Data EEPROM Memory ......................................................... ................................................................................ ................... 83 8.0 8 x 8 Hardware Multiplier................................................... ................................................................................ ........................ 89 9.0 Interrupts ................................................................. ................................................................................ .................................. 91 10.0 I/O Ports ................................................................. ................................................................................ ................................. 105 11.0 Timer0 Module ............................................................. ................................................................................ ........................... 123

12.0 Timer1 Module ............................................................. ................................................................................ ........................... 127 13.0 Timer2 Module ............................................................. ................................................................................ ........................... 133 14.0 Timer3 Module ............................................................. ................................................................................ ........................... 135 15.0 Capture/Compare/PWM (CCP) Modules ......................................... ................................................................................ ....... 139 16.0 Enhanced Capture/Compare/PWM (ECCP) Module................................. ............................................................................... 147 17.0 Master Synchronous Serial Port (MSSP) Module .............................. ................................................................................ ...... 161 18.0 Enhanced Universal Synchronous Receiver Transmitter (EUSART)............... ........................................................................ 201 19.0 10-Bit Analog-to-Digital Converter (A/D) Module ........................... ................................................................................ .......... 223 20.0 Comparator Module.......................................................... ................................................................................ ....................... 233 21.0 Comparator Voltage Reference Module........................................ ................................................................................ .......... 239 22.0 High/Low-Voltage Detect (HLVD)............................................. ................................................................................ ............... 243 23.0 Special Features of the CPU................................................ ................................................................................ ................... 249

24.0 Instruction Set Summary ................................................... ................................................................................ ...................... 267 25.0 Development Support........................................................ ................................................................................ ...................... 317 26.0 Electrical Characteristics ................................................ ................................................................................ ......................... 323 27.0 DC and AC Characteristics Graphs and Tables................................ ................................................................................ ....... 361 28.0 Packaging Information...................................................... ................................................................................ ....................... 363 Appendix A: Revision History.................................................... ................................................................................ ........................ 371 Appendix B: Device Differences.................................................. ................................................................................ ...................... 371 Appendix C: Conversion Considerations .......................................... ................................................................................ ................ 372 Appendix D: Migration from Baseline to Enhanced Devices......................... ................................................................................ ..... 372 Appendix E: Migration from Mid-Range to Enhanced Devices ....................... ................................................................................ ... 373 Appendix F: Migration from High-End to Enhanced Devices......................... ................................................................................ .... 373 Index .......................................................................... ................................................................................ ....................................... 375 On-Line Support................................................................. ................................................................................ ............................... 385 Systems Information and Upgrade Hot Line ....................................... ................................................................................ .............. 385 Reader Response ................................................................ ................................................................................ ............................. 386 PIC18F2525/2620/4525/4620 Product Identification System ........................ ................................................................................ .... 387 DS39626B-page 4 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TO OUR VALUED CUSTOMERS It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better su it your needs. Our publications will be refined and enhanced as new volumes and updates are introduced. If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@mail.microchip.com or fax the Reader Response Form in the ba ck of this data sheet to (480) 792-4150. We welcome your feedback. Most Current Data Sheet To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at: http://www.microchip.com You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000 0A is version A of document DS30000). Errata An errata sheet, describing minor operational differences from the data sheet an d recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an e rrata sheet. The errata will specify the revision of silicon and revision of document to which it applies. To determine if an errata sheet exists for a particular device, please check wit h one of the following: Microchip s Worldwide Web site; http://www.microchip.com Your local Microchip sales office (see last page) The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277 When contacting a sales office or the literature center, please specify which de vice, revision of silicon and data sheet (include literature number) you are using. Customer Notification System Register on our web site at www.microchip.com/cn to receive the most current inf ormation on all of our products. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 5

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 6 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 1.0 DEVICE OVERVIEW This document contains device specific information for the following devices: PIC18F2525 PIC18F2620 PIC18F4525 PIC18LF2525 PIC18LF2620 PIC18LF4525

PIC18F4620 PIC18LF4620 This family offers the advantages of all PIC18 microcontrollers namely, high computational performance at an economical price with the addition of high endurance, Enhanced Flash program memory. On top of these features, the PIC18F2525/2620/4525/4620 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications. 1.1 New Core Features 1.1.1 nanoWatt TECHNOLOGY All of the devices in the PIC18F2525/2620/4525/4620 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include: Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%. Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements. On-the-fly Mode Switching: The power managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application s software design. Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 26.0 Electrical Characteristics for values. 1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES All of the devices in the PIC18F2525/2620/4525/4620

family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include: Four Crystal modes, using crystals or ceramic resonators Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O) Two External RC Oscillator modes with the same pin options as the External Clock modes An internal oscillator block which provides an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of 6 user selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O. A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz all without using an external crystal or clock circuit. Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation: Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown. Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 7

PIC18F2525/2620/4525/4620 1.2 Other Special Features Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years. Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field. Extended Instruction Set: The PIC18F2525/ 2620/4525/4620 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C. Enhanced CCP module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown, for disabling PWM outputs on interrupt or other select conditions and auto-restart, to reactivate outputs once the condition has cleared. Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include automatic baud rate detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the USART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement). 10-bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead. Extended Watchdog Timer (WDT): This Enhanced version incorporates a 16-bit prescaler, allowing an extended time-out range that is stable

across operating voltage and temperature. See Section 26.0 Electrical Characteristics for time-out periods. 1.3 Details on Individual Family Members Devices in the PIC18F2525/2620/4525/4620 family are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2. The devices are differentiated from each other in five ways: 1. Flash program memory (48 Kbytes for PIC18FX525 devices, 64 Kbytes for PIC18FX620). 2. A/D channels (10 for 28-pin devices, 13 for 40/44-pin devices). 3. I/O ports (3 bidirectional ports on 28-pin devices, 5 bidirectional ports on 40/44-pin devices). 4. CCP and Enhanced CCP implementation (28-pin devices have 2 standard CCP modules, 40/44-pin devices have one standard CCP module and one ECCP module). 5. Parallel Slave Port (present only on 40/44-pin devices). All other features for devices in this family are identical. These are summarized in Table 1-1. The pinouts for all devices are listed in Table 1-2 and Table 1-3. Like all Microchip PIC18 devices, members of the PIC18F2525/2620/4525/4620 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an F in the part number (such as PIC18F2620), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by LF (such as PIC18LF2620), function over an extended VDD range of 2.0V to 5.5V. DS39626B-page 8 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 1-1: DEVICE FEATURES Features PIC18F2525 PIC18F2620 PIC18F4525 PIC18F4620 Operating Frequency DC 40 MHz DC 40 MHz DC 40 MHz DC 40 MHz Program Memory (Bytes) 49152 65536 49152 65536 Program Memory (Instructions) 24576 32768 24576 32768 Data Memory (Bytes) 3968 3968 3968 3968 Data EEPROM Memory (Bytes) 1024 1024 1024 1024 Interrupt Sources 19 19 20 20 I/O Ports Ports A, B, C, (E) Ports A, B, C, (E) Ports A, B, C, D, E Ports A, B, C, D, E Timers 4 4 4 4 Capture/Compare/PWM Modules 2 2 1 1 Enhanced Capture/Compare/ PWM Modules 0 0 1 1 Serial Communications MSSP, Enhanced USART MSSP, Enhanced USART MSSP, Enhanced USART MSSP, Enhanced USART Parallel Communications (PSP) No No Yes Yes 10-bit Analog-to-Digital Module 10 Input Channels 10 Input Channels 13 Input Cha nnels 13 Input Channels Resets (and Delays) POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT Programmable Low-Voltage

Detect Yes Yes Yes Yes Programmable Brown-out Reset Yes Yes Yes Yes Instruction Set 75 Instructions; 83 with Extended Instruction Set enabled 75 Instructions; 83 with Extended Instruction Set enabled 75 Instructions; 83 with Extended Instruction Set enabled 75 Instructions; 83 with Extended Instruction Set enabled Packages 28-pin SPDIP 28-pin SOIC 28-pin SPDIP 28-pin SOIC 40-pin PDIP 44-pin QFN 44-pin TQFP 40-pin PDIP 44-pin QFN 44-pin TQFP . 2004 Microchip Technology Inc. Preliminary DS39626B-page 9

PIC18F2525/2620/4525/4620 FIGURE 1-1: PIC18F2525/2620 (28-PIN) BLOCK DIAGRAM Instruction Decode & Control PORTA PORTB PORTC RA4/T0CKI/C1OUT RA5/AN4/SS/HLVDIN/C2OUT RB0/INT0/FLT0/AN12 RC0/T1OSO/T13CKI RC1/T1OSI/CCP2(1) RC2/CCP1 RC3/SCK/SCL RC4/SDI/SDA RC5/SDO RC6/TX/CK RC7/RX/DT RA3/AN3/VREF+ RA2/AN2/VREF-/CVREF RA1/AN1 RA0/AN0 RB1/INT1/AN10 Data Latch Data Memory (3.9 Kbytes) Address Latch Data Address<12> 12 Access BSR FSR0 FSR1 FSR2 inc/dec logic Address 4 12 4 PCH PCL PCLATH 8 31 Level Stack Program Counter PRODL PRODH 20 Table Pointer<21> inc/dec logic 21 PCU 8 x 8 Multiply 8 BITOP 88 ALU<8> Address Latch Program Memory (48/64 Kbytes)

Data Latch 8 8 8 Data Bus<8> Table Latch 8 IR 12 3 ROM Latch RB2/INT2/AN8 RB3/AN9/CCP2(1) PCLATU OSC2/CLKO(3)/RA6 Note 1: CCP2 is multiplexed with RC1 when configuration bit CCP2MX is set, or RB 3 when CCP2MX is not set. 2: RE3 is only available when MCLR functionality is disabled. 3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and whe n these pins are not being used as digital I/O. Refer to Section 2.0 Oscillator Configurations for additional information. RB4/KBI0/AN11 RB5/KBI1/PGM RB6/KBI2/PGC RB7/KBI3/PGD EUSART Comparator MSSP 10-bit ADC Timer2 Timer1 Timer3 Timer0 CCP2 LVD CCP1 BOR Data EEPROM W Instruction Bus <16> STKPTR Bank 8 State Machine Control Signals Decode 8 8Power-up Timer Oscillator Start-up Timer Power-on Reset Watchdog Timer OSC1(3) OSC2(3) VDD, Brown-out Reset Internal Oscillator Fail-Safe Clock Monitor Precision Reference

Band Gap VSS MCLR(2) Block INTRC Oscillator 8 MHz Oscillator Single-Supply Programming In-Circuit Debugger T1OSO OSC1/CLKI(3)/RA7 T1OSI PORTE MCLR/VPP/RE3(2) DS39626B-page 10 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 1-2: PIC18F4525/4620 (40/44-PIN) BLOCK DIAGRAM Instruction Decode & Control Data Latch Data Memory (3.9 Kbytes) Address Latch Data Address<12> 12 Access BSR FSR0 FSR1 FSR2 inc/dec logic Address 4 12 4 PCH PCL PCLATH 8 31 Level Stack Program Counter PRODL PRODH 8 x 8 Multiply 8 BITOP 88 ALU<8> Address Latch Program Memory (48/64 Kbytes) Data Latch 20 Table Pointer<21> inc/dec logic 21 PCU 8 8 8 Data Bus<8> Table Latch 8 IR 12 3 ROM Latch PORTD RD0/PSP0 PCLATU PORTE MCLR/VPP/RE3(2) RE2/CS/AN7 RE0/RD/AN5 RE1/WR/AN6

Note 1: CCP2 is multiplexed with RC1 when configuration bit CCP2MX is set, or RB 3 when CCP2MX is not set. 2: RE3 is only available when MCLR functionality is disabled. 3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and whe n these pins are not being used as digital I/O. Refer to Section 2.0 Oscillator Configurations for additional information. :RD4/PSP4 EUSART Comparator MSSP 10-bit ADC Timer2 Timer1 Timer3 Timer0 CCP2 LVD ECCP1 BOR Data EEPROM W Instruction Bus <16> STKPTR Bank 8 State Machine Control Signals Decode 8 8Power-up Timer Oscillator Start-up Timer Power-on Reset Watchdog Timer OSC1(3) OSC2(3) VDD, Brown-out Reset Internal Oscillator Fail-Safe Clock Monitor Precision Reference Band Gap VSS MCLR(2) Block INTRC Oscillator 8 MHz Oscillator Single-Supply Programming In-Circuit Debugger T1OSI T1OSO RD5/PSP5/P1B RD6/PSP6/P1C RD7/PSP7/P1D PORTA

PORTB PORTC RA4/T0CKI/C1OUT RA5/AN4/SS/HLVDIN/C2OUT RB0/INT0/FLT0/AN12 RC0/T1OSO/T13CKI RC1/T1OSI/CCP2(1) RC2/CCP1/P1A RC3/SCK/SCL RC4/SDI/SDA RC5/SDO RC6/TX/CK RC7/RX/DT RA3/AN3/VREF+ RA2/AN2/VREF-/CVREF RA1/AN1 RA0/AN0 RB1/INT1/AN10 RB2/INT2/AN8 RB3/AN9/CCP2(1) OSC2/CLKO(3)/RA6 RB4/KBI0/AN11 RB5/KBI1/PGM RB6/KBI2/PGC RB7/KBI3/PGD OSC1/CLKI(3)/RA7 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 11

PIC18F2525/2620/4525/4620 TABLE 1-2: PIC18F2525/2620 PINOUT I/O DESCRIPTIONS Pin Name Pin Number Pin Type Buffer Type Description SPDIP, SOIC QFN MCLR/VPP/RE3 MCLR VPP RE3 1 26 I P I ST ST Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device. Programming voltage input. Digital input. OSC1/CLKI/RA7 OSC1 CLKI RA7 9 6 I I I/O ST CMOS TTL Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin. OSC2/CLKO/RA6 OSC2 CLKO RA6 10 7 O O I/O TTL Oscillator crystal or clock output.

Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin. Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. DS39626B-page 12 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 1-2: PIC18F2525/2620 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Name Pin Number Pin Type Buffer Type Description SPDIP, SOIC QFN PORTA is a bidirectional I/O port. RA0/AN0 RA0 AN0 2 27 I/O I TTL Analog Digital I/O. Analog input 0. RA1/AN1 RA1 AN1 3 28 I/O I TTL Analog Digital I/O. Analog input 1. RA2/AN2/VREF-/CVREF RA2 AN2 VREFCVREF 4 1 I/O I I O TTL Analog Analog Analog Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output. RA3/AN3/VREF+ RA3 AN3 VREF+ 5 2 I/O I

I TTL Analog Analog Digital I/O. Analog input 3. A/D reference voltage (high) input. RA4/T0CKI/C1OUT RA4 T0CKI C1OUT 6 3 I/O I O ST ST Digital I/O. Timer0 external clock input. Comparator 1 output. RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT RA6 RA7 7 4 I/O I I I O TTL Analog TTL Analog Digital I/O. Analog input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin. Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 13

PIC18F2525/2620/4525/4620 TABLE 1-2: PIC18F2525/2620 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Name Pin Number Pin Type Buffer Type Description SPDIP, SOIC QFN PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12 21 18 I/O I I I TTL ST ST Analog Digital I/O. External interrupt 0. PWM Fault input for CCP1. Analog input 12. RB1/INT1/AN10 RB1 INT1 AN10 22 19 I/O I I TTL ST Analog Digital I/O. External interrupt 1. Analog input 10. RB2/INT2/AN8 RB2 INT2 AN8 23 20 I/O I I TTL ST Analog

Digital I/O. External interrupt 2. Analog input 8. RB3/AN9/CCP2 RB3 AN9 CCP2(1) 24 21 I/O I I/O TTL Analog ST Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output. RB4/KBI0/AN11 RB4 KBI0 AN11 25 22 I/O I I TTL TTL Analog Digital I/O. Interrupt-on-change pin. Analog input 11. RB5/KBI1/PGM RB5 KBI1 PGM 26 23 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP Programming enable pin. RB6/KBI2/PGC RB6 KBI2 PGC 27 24 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin. RB7/KBI3/PGD

RB7 KBI3 PGD 28 25 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. DS39626B-page 14 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 1-2: PIC18F2525/2620 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Name Pin Number Pin Type Buffer Type Description SPDIP, SOIC QFN PORTC is a bidirectional I/O port. RC0/T1OSO/T13CKI RC0 T1OSO T13CKI 11 8 I/O O I ST ST Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. RC1/T1OSI/CCP2 RC1 T1OSI CCP2(2) 12 9 I/O I I/O ST Analog ST Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output. RC2/CCP1 RC2 CCP1 13 10 I/O I/O ST ST Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. RC3/SCK/SCL RC3 SCK SCL 14 11 I/O

I/O I/O ST ST ST Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2C mode. RC4/SDI/SDA RC4 SDI SDA 15 12 I/O I I/O ST ST ST Digital I/O. SPI data in. I2C data I/O. RC5/SDO RC5 SDO 16 13 I/O O ST Digital I/O. SPI data out. RC6/TX/CK RC6 TX CK 17 14 I/O O I/O ST ST Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT). RC7/RX/DT RC7 RX DT 18 15 I/O I I/O ST ST ST Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK).

RE3 See MCLR/VPP/RE3 pin. VSS 8, 19 5, 16 P Ground reference for logic and I/O pins. VDD 20 17 P Positive supply for logic and I/O pins. Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 15

PIC18F2525/2620/4525/4620 TABLE 1-3: PIC18F4525/4620 PINOUT I/O DESCRIPTIONS Pin Name Pin Number Pin Type Buffer Type Description PDIP QFN TQFP MCLR/VPP/RE3 MCLR VPP RE3 1 18 18 I P I ST ST Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device. Programming voltage input. Digital input. OSC1/CLKI/RA7 OSC1 CLKI RA7 13 32 30 I I I/O ST CMOS TTL Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; analog otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin. OSC2/CLKO/RA6 OSC2 CLKO RA6 14 33 31 O O I/O TTL Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal

or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin. Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. DS39626B-page 16 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 1-3: PIC18F4525/4620 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Name Pin Number Pin Type Buffer Type Description PDIP QFN TQFP PORTA is a bidirectional I/O port. RA0/AN0 RA0 AN0 2 19 19 I/O I TTL Analog Digital I/O. Analog input 0. RA1/AN1 RA1 AN1 3 20 20 I/O I TTL Analog Digital I/O. Analog input 1. RA2/AN2/VREF-/CVREF RA2 AN2 VREFCVREF 4 21 21 I/O I I O TTL Analog Analog Analog Digital I/O. Analog input 2. A/D reference voltage (low) input. Comparator reference voltage output. RA3/AN3/VREF+ RA3 AN3 VREF+ 5 22 22 I/O I I TTL

Analog Analog Digital I/O. Analog input 3. A/D reference voltage (high) input. RA4/T0CKI/C1OUT RA4 T0CKI C1OUT 6 23 23 I/O I O ST ST Digital I/O. Timer0 external clock input. Comparator 1 output. RA5/AN4/SS/HLVDIN/ C2OUT RA5 AN4 SS HLVDIN C2OUT RA6 RA7 7 24 24 I/O I I I O TTL Analog TTL Analog Digital I/O. Analog input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output. See the OSC2/CLKO/RA6 pin. See the OSC1/CLKI/RA7 pin. Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 17

PIC18F2525/2620/4525/4620 TABLE 1-3: PIC18F4525/4620 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Name Pin Number Pin Type Buffer Type Description PDIP QFN TQFP PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. RB0/INT0/FLT0/AN12 RB0 INT0 FLT0 AN12 33 9 8 I/O I I I TTL ST ST Analog Digital I/O. External interrupt 0. PWM Fault input for Enhanced CCP1. Analog input 12. RB1/INT1/AN10 RB1 INT1 AN10 34 10 9 I/O I I TTL ST Analog Digital I/O. External interrupt 1. Analog input 10. RB2/INT2/AN8 RB2 INT2 AN8 35 11 10 I/O I I TTL ST Analog Digital I/O.

External interrupt 2. Analog input 8. RB3/AN9/CCP2 RB3 AN9 CCP2(1) 36 12 11 I/O I I/O TTL Analog ST Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output. RB4/KBI0/AN11 RB4 KBI0 AN11 37 14 14 I/O I I TTL TTL Analog Digital I/O. Interrupt-on-change pin. Analog input 11. RB5/KBI1/PGM RB5 KBI1 PGM 38 15 15 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP Programming enable pin. RB6/KBI2/PGC RB6 KBI2 PGC 39 16 16 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin. RB7/KBI3/PGD

RB7 KBI3 PGD 40 17 17 I/O I I/O TTL TTL ST Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin. Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. DS39626B-page 18 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 1-3: PIC18F4525/4620 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Name Pin Number Pin Type Buffer Type Description PDIP QFN TQFP PORTC is a bidirectional I/O port. RC0/T1OSO/T13CKI RC0 T1OSO T13CKI 15 34 32 I/O O I ST ST Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. RC1/T1OSI/CCP2 RC1 T1OSI CCP2(2) 16 35 35 I/O I I/O ST CMOS ST Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output. RC2/CCP1/P1A RC2 CCP1 P1A 17 36 36 I/O I/O O ST ST Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. Enhanced CCP1 output. RC3/SCK/SCL RC3 SCK SCL

18 37 37 I/O I/O I/O ST ST ST Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2C mode. RC4/SDI/SDA RC4 SDI SDA 23 42 42 I/O I I/O ST ST ST Digital I/O. SPI data in. I2C data I/O. RC5/SDO RC5 SDO 24 43 43 I/O O ST Digital I/O. SPI data out. RC6/TX/CK RC6 TX CK 25 44 44 I/O O I/O ST ST Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT). RC7/RX/DT RC7 RX DT 26 1 1 I/O I I/O ST ST

ST Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX/CK). Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 19

PIC18F2525/2620/4525/4620 TABLE 1-3: PIC18F4525/4620 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Name Pin Number Pin Type Buffer Type Description PDIP QFN TQFP PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when the PSP module is enabled. RD0/PSP0 19 38 38 RD0 I/O ST Digital I/O. PSP0 I/O TTL Parallel Slave Port data. RD1/PSP1 20 39 39 RD1 I/O ST Digital I/O. PSP1 I/O TTL Parallel Slave Port data. RD2/PSP2 21 40 40 RD2 I/O ST Digital I/O. PSP2 I/O TTL Parallel Slave Port data. RD3/PSP3 22 41 41 RD3 I/O ST Digital I/O. PSP3 I/O TTL Parallel Slave Port data. RD4/PSP4 27 2 2 RD4 I/O ST Digital I/O. PSP4 I/O TTL Parallel Slave Port data. RD5/PSP5/P1B 28 3 3 RD5 I/O ST Digital I/O. PSP5 I/O TTL Parallel Slave Port data. P1B O Enhanced CCP1 output. RD6/PSP6/P1C 29 4 4 RD6 I/O ST Digital I/O. PSP6 I/O TTL Parallel Slave Port data. P1C O Enhanced CCP1 output. RD7/PSP7/P1D 30 5 5 RD7 I/O ST Digital I/O. PSP7 I/O TTL Parallel Slave Port data. P1D O Enhanced CCP1 output. Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. DS39626B-page 20 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 1-3: PIC18F4525/4620 PINOUT I/O DESCRIPTIONS (CONTINUED) Pin Name Pin Number Pin Type Buffer Type Description PDIP QFN TQFP RE0/RD/AN5 RE0 RD AN5 RE1/WR/AN6 RE1 WR AN6 RE2/CS/AN7 RE2 CS AN7 8 9 10 25 26 27 25 26 27 I/O I I I/O I I I/O I I ST TTL Analog ST TTL Analog ST TTL Analog PORTE is a bidirectional I/O port. Digital I/O. Read control for Parallel Slave Port (see also WR and CS pins). Analog input 5. Digital I/O. Write control for Parallel Slave Port (see CS and RD pins).

Analog input 6. Digital I/O. Chip Select control for Parallel Slave Port (see related RD and WR). Analog input 7. RE3 See MCLR/VPP/RE3 pin. VSS 12, 31 6, 30, 31 6, 29 P Ground reference for logic and I/O pins. VDD 11, 32 7, 8, 28, 29 7, 28 P Positive supply for logic and I/O pins. NC 13 12, 13, 33, 34 No connect. Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set. 2: Alternate assignment for CCP2 when configuration bit CCP2MX is cleared. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 21

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 22 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 2.0 OSCILLATOR FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION CONFIGURATIONS (XT, LP, HS OR HSPLL 2.1 Oscillator Types PIC18F2525/2620/4525/4620 devices can be operated in ten different oscillator modes. The user can program the configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes: 1. LP Low-Power Crystal 2. XT Crystal/Resonator 3. HS High-Speed Crystal/Resonator 4. HSPLL High-Speed Crystal/Resonator with PLL enabled 5. RC External Resistor/Capacitor with FOSC/4 output on RA6 6. RCIO External Resistor/Capacitor with I/O on RA6 CONFIGURATION) Note 1: See Table 2-1 and Table 2-2 for initial values of C1 and C2. 2: A series resistor (RS) may be required for AT strip cut crystals. 3: RF varies with the oscillator mode chosen. C1(1) C2(1) XTAL OSC2 OSC1 RF(3) Sleep To Logic PIC18FXXXX RS(2) Internal 7. INTIO1 Internal Oscillator with FOSC/4 output on RA6 and I/O on RA7 TABLE 2-1: CAPACITOR SELECTION FOR 8. INTIO2 Internal Oscillator with I/O on RA6 CERAMIC RESONATORS and RA7

9. EC External Clock with FOSC/4 output 10. ECIO External Clock with I/O on RA6 2.2 Crystal Oscillator/Ceramic Resonators In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections. The oscillator design requires the use of a parallel cut crystal. Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer s specifications. Typical Capacitor Values Used: Mode Freq OSC1 OSC2 XT 3.58 MHz 4.19 MHz 4 MHz 4 MHz 15 pF 15 pF 30 pF 50 pF 15 pF 15 pF 30 pF 50 pF Capacitor values are for design guidance only. Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. See the notes following Table 2-2 for additional information. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 23

PIC18F2525/2620/4525/4620 TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR Osc Type Crystal Freq Typical Capacitor Values Tested: C1 C2 LP 32 kHz 30 pF 30 pF XT 1 MHz 4 MHz 15 pF 15 pF 15 pF 15 pF HS 4 MHz 10 MHz 20 MHz 25 MHz 15 pF 15 pF 15 pF 15 pF 15 pF 15 pF 15 pF 15 pF Capacitor values are for design guidance only. Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. See the notes following this table for additional information. Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time. 2: When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator. 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. 4: Rs may be required to avoid overdriving crystals with low drive level specification. 5: Always verify oscillator performance over the VDD and temperature range that is expected for the application. An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.

FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS OSCILLATOR CONFIGURATION) OSC1 OSC2 Open Clock from Ext. System PIC18FXXXX (HS Mode) 2.3 External Clock Input The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode. In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode. FIGURE 2-3: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION) OSC1/CLKI OSC2/CLKO FOSC/4 Clock from Ext. System PIC18FXXXX The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-4 shows the pin connections for the ECIO Oscillator mode. FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION) Clock from Ext. System RA6 OSC1/CLKI PIC18FXXXX I/O (OSC2) DS39626B-page 24 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 2.4 RC Oscillator 2.5 PLL Frequency Multiplier For timing insensitive applications, the RC and RCIO device options offer additional cost savings. The actual oscillator frequency is a function of several factors: supply voltage values of the external resistor (REXT) and capacitor (CEXT) operating temperature Given the same device, operating voltage and temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as: normal manufacturing variation difference in lead frame capacitance between package types (especially for low CEXT values) variations within the tolerance of limits of REXT and CEXT In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-5 shows how the R/C combination is connected. FIGURE 2-5: RC OSCILLATOR MODE A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator. 2.5.1 HSPLL OSCILLATOR MODE The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz. The PLLEN bit is not available in this oscillator mode. The PLL is only available to the crystal oscillator when the FOSC3:FOSC0 configuration bits are programmed for HSPLL mode (= 0110). FIGURE 2-7: PLL BLOCK DIAGRAM (HS MODE)

OSC2/CLKO CEXT REXT PIC18FXXXX OSC1 FOSC/4 Internal Clock VDD VSS Recommended values: 3 kO = REXT = 100 kO CEXT > 20 pF The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). FIGURE 2-6: RCIO OSCILLATOR MODE CEXT REXT PIC18FXXXX OSC1 Internal Clock VDD VSS Recommended values: 3 kO = REXT = 100 kO CEXT > 20 pF I/O (OSC2) RA6 MUX VCO Loop Filter Crystal Osc OSC2 OSC1 PLL Enable FIN FOUT SYSCLK Phase Comparator HS Oscillator Enable 4 (from Configuration Register 1H) HS Mode 2.5.2 PLL AND INTOSC The PLL is also available to the internal oscillator block in selected oscillator modes. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in Section 2.6.4 PLL in INTOSC Modes . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 25

PIC18F2525/2620/4525/4620 2.6 Internal Oscillator Block The PIC18F2525/2620/4525/4620 devices include an internal oscillator block which generates two different clock signals; either can be used as the microcontroller s clock source. This may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins. The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected. The other clock source is the internal RC oscillator (INTRC), which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled: Power-up Timer Fail-Safe Clock Monitor Watchdog Timer Two-Speed Start-up These features are discussed in greater detail in Section 23.0 Special Features of the CPU . The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 30). 2.6.1 INTIO MODES Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available: In INTIO1 mode, the OSC2 pin outputs FOSC/4, while OSC1 functions as RA7 for digital input and output. In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output. 2.6.2 INTOSC OUTPUT FREQUENCY The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz. The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC and vice versa. 2.6.3 OSCTUNE REGISTER

The internal oscillator s output has been calibrated at the factory but can be adjusted in the user s application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range. When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately 8 * 32 s= 256 s). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in Section 2.7.1 Oscillator Control Register . The PLLEN bit controls the operation of the frequency multiplier, PLL, in internal oscillator modes. 2.6.4 PLL IN INTOSC MODES The 4x frequency multiplier can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with an internal oscillator. When enabled, the PLL produces a clock speed of up to 32 MHz. Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation. The PLL is available when the device is configured to use the internal oscillator block as its primary clock source (FOSC3:FOSC0 = 1001 or 1000). Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 8 MHz (OSCCON<6:4> = 111 or 110). If both of these conditions are not met, the PLL is disabled. The PLLEN control bit is only functional in those internal oscillator modes where the PLL is available. In all other modes, it is forced to 0 and is effectively unavailable. 2.6.5 INTOSC FREQUENCY DRIFT The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has no effect on the INTRC clock source frequency. Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be

made and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 2.6.5.1 Compensating with the USART , Section 2.6.5.2 Compensating with the Timers and Section 2.6.5.3 Compensating with the CCP Module in Capture Mode , but other techniques may be used. DS39626B-page 26 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER R/W-0 R/W-0(1) U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 INTSRC PLLEN(1) bit 7 bit 0 bit 7 INTSRC: Internal Oscillator Low-Frequency Source Select bit 1 = 31.25 kHz device clock derived from 8 MHz INTOSC source (divide-by-256 enabl ed) 0 = 31 kHz device clock derived directly from INTRC internal oscillator bit 6 PLLEN: Frequency Multiplier PLL for INTOSC Enable bit(1) 1 = PLL enabled for INTOSC (4 MHz and 8 MHz only) 0 = PLL disabled Note 1: Available only in certain oscillator configurations; otherwise, this bit is unavailable and reads as 0 . See Section 2.6.4 bit 5 Unimplemented: Read as 0 bit 4-0 TUN4:TUN0: Frequency Tuning bits 01111 = Maximum frequency 00001 00000 = Center frequency. Oscillator module is running at the calibrated frequen cy. 11111 10000 = Minimum frequency Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown 2.6.5.1 Compensating with the USART An adjustment may be required when the USART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high; to adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low; to compensate, increment OSCTUNE to increase the clock frequency. 2.6.5.2 Compensating with the Timers This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the PLL in INTOSC Modes for details. TUN4 TUN3 TUN2 TUN1 TUN0

Timer1 oscillator. Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register. 2.6.5.3 Compensating with the CCP Module in Capture Mode A CCP module can use free running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated. If the measured time is much greater than the calculated time, the internal oscillator block is running too fast; to compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow; to compensate, increment the OSCTUNE register. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 27

PIC18F2525/2620/4525/4620 2.7 Clock Sources and Oscillator The secondary oscillators are those external so urces Switching Like previous PIC18 devices, the PIC18F2525/2620/ 4525/4620 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18F2525/2620/4525/4620 devices offer two alternate clock sources. When an alternate clock source is enabled, the various power managed operating modes are available. Essentially, there are three clock sources for these devices: Primary oscillators Secondary oscillators Internal oscillator block The primary oscillators include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 configuration bits. The details of these modes are covered earlier in this chapter. not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power managed mode. PIC18F2525/2620/4525/4620 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power managed modes, is often the time base for functions such as a real-time clock. Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground. The Timer1 oscillator is discussed in greater detail in Section 12.3 Timer1 Oscillator . In addition to being a primary clock source, the internal oscillator block is available as a power managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor. The clock sources for the PIC18F2525/2620/4525/4620 devices are shown in Figure 2-8. See Section 23.0 Special Features of the CPU for Configuration register details. FIGURE 2-8: PIC18F2525/2620/4525/4620 CLOCK DIAGRAM

PIC18F2525/2620/4525/4620 4 x PLL FOSC3:FOSC0 Secondary Oscillator T1OSCEN Enable Oscillator T1OSO T1OSI Clock Source Option for other Modules OSC1 OSC2 Sleep HSPLL, INTOSC/PLL LP, XT, HS, RC, EC T1OSC CPU Peripherals IDLEN Postscaler MUX MUX 8 MHz 4 MHz 2 MHz 1 MHz 500 kHz 125 kHz 250 kHz OSCCON<6:4> 111 110 101 100 011 010 001 00031 kHz INTRC Source Internal Oscillator Block WDT, PWRT, FSCM 8 MHz Internal Oscillator (INTOSC) OSCCON<6:4> Clock Control OSCCON<1:0> Source 8 MHz 31 kHz (INTRC) OSCTUNE<6> 0 1 OSCTUNE<7> and Two-Speed Start-up Primary Oscillator DS39626B-page 28 Preliminary .

2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 2.7.1 OSCILLATOR CONTROL REGISTER The OSCCON register (Register 2-2) controls several aspects of the device clock s operation, both in full power operation and in power managed modes. The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC3:FOSC0 configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared on all forms of Reset. The Internal Oscillator Frequency Select bits (IRCF2:IRCF0) select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source, the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator s output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz. When a nominal output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source by enabling the divide-by-256 output of the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source. This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor. The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer has timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable.

The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed. The use of the flag and control bits in the OSCCON register is discussed in more detail in Section 3.0 Power Managed Modes . Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored. 2: It is recommended that the Timer1 oscillator be operating and stable before selecting the secondary clock source or a very long delay may occur while the Timer1 oscillator starts. 2.7.2 OSCILLATOR TRANSITIONS PIC18F2525/2620/4525/4620 devices contain circuitry to prevent clock glitches when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable. Clock transitions are discussed in greater detail in Section 3.1.2 Entering Power Managed Modes . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 29

PIC18F2525/2620/4525/4620 REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER R/W-0 R/W-1 R/W-0 R/W-0 R(1) R-0 R/W-0 R/W-0 IDLEN IRCF2 IRCF1 IRCF0 OSTS IOFS SCS1 SCS0 bit 7 bit 0 bit 7 IDLEN: Idle Enable bit 1 = Device enters Idle mode on SLEEP instruction 0 = Device enters Sleep mode on SLEEP instruction bit 6-4 IRCF2:IRCF0: Internal Oscillator Frequency Select bits 111 = 8 MHz (INTOSC drives clock directly) 110 = 4 MHz 101 = 2 MHz 100 = 1 MHz(3) 011 = 500 kHz 010 = 250 kHz 001 = 125 kHz 000 = 31 kHz (from either INTOSC/256 or INTRC directly)(2) bit 3 OSTS: Oscillator Start-up Time-out Status bit(1) 1 = Oscillator start-up time-out timer has expired; primary oscillator is runnin g 0 = Oscillator start-up time-out timer is running; primary oscillator is not rea dy bit 2 IOFS: INTOSC Frequency Stable bit 1 = INTOSC frequency is stable 0 = INTOSC frequency is not stable bit 1-0 SCS1:SCS0: System Clock Select bits 1x = Internal oscillator block 01 = Secondary (Timer1) oscillator 00 = Primary oscillator Note 1: Reset state depends on state of the IESO configuration bit. 2: Source selected by the INTSRC bit (OSCTUNE<7>), see text. 3: Default output frequency of INTOSC on Reset. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown DS39626B-page 30 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 2.8 Effects of Power Managed Modes on the Various Clock Sources When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating. In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power managed modes if required to clock Timer1 or Timer3. In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power managed mode (see Section 23.2 Watchdog Timer (WDT) , Section 23.3 Two-Speed Start-up and Section 23.4 Fail-Safe Clock Monitor for more information on WDT, Fail-Safe Clock Monitor and TwoSpeed Start-up). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output. If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a realtime clock. Other features may be operating that do not require a device clock source (i.e., SSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in Section 26.2 DC Characteristics . 2.9 Power-up Delays Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see Section 4.5 Device Reset Timers .

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 26-10). It is enabled by clearing (= 0) the PWRTEN configuration bit. The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device. When the HSPLL Oscillator mode is selected, the device is kept in Reset for an additional 2 ms, following the HS mode OST delay, so the PLL can lock to the incoming clock frequency. There is a delay of interval TCSD (parameter 38, Table 26-10), following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source. TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE OSC Mode OSC1 Pin OSC2 Pin RC, INTIO1 Floating, external resistor should pull high At logic low (clock/4 ou tput) RCIO Floating, external resistor should pull high Configured as PORTA, bit 6 INTIO2 Configured as PORTA, bit 7 Configured as PORTA, bit 6 ECIO Floating, pulled by external clock Configured as PORTA, bit 6 EC Floating, pulled by external clock At logic low (clock/4 output) LP, XT and HS Feedback inverter disabled at quiescent voltage level Feedback inverter disabled at quiescent voltage level Note: See Table 4-2 in Section 4.0 . Reset for time-outs due to Sleep and MCLR Reset

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 31

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 32 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 3.0 POWER MANAGED MODES 3.1.1 CLOCK SOURCES PIC18F2525/2620/4525/4620 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices). There are three categories of power managed modes: Run modes Idle modes Sleep mode These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source. The power managed modes include several powersaving features offered on previous PICmicro devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PICmicro devices, where all device clocks are stopped. 3.1 Selecting Power Managed Modes Selecting a power managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1. TABLE 3-1: POWER MANAGED MODES The SCS1:SCS0 bits allow the selection of one of three clock sources for power managed modes. They are: the primary clock, as defined by the FOSC3:FOSC0 configuration bits the secondary clock (the Timer1 oscillator) the internal oscillator block (for RC modes) 3.1.2 ENTERING POWER MANAGED MODES Switching from one power managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock

source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in Section 3.1.3 Clock Transitions and Status Indicators and subsequent sections. Entry to the Power Managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit. Depending on the current mode and the mode being switched to, a change to a power managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode. Mode OSCCON Bits Module Clocking Available Clock and Oscillator Source IDLEN(1) <7> SCS1:SCS0 <1:0> CPU Peripherals Sleep 0 N/A Off Off None All clocks are disabled PRI_RUN N/A 00 Clocked Clocked Primary LP, XT, HS, HSPLL, RC, EC and Internal Oscillator Block(2). This is the normal full power execution mode. SEC_RUN N/A 01 Clocked Clocked Secondary Timer1 Oscillator RC_RUN N/A 1x Clocked Clocked Internal Oscillator Block(2) PRI_IDLE 1 00 Off Clocked Primary LP, XT, HS, HSPLL, RC, EC SEC_IDLE 1 01 Off Clocked Secondary Timer1 Oscillator RC_IDLE 1 1x Off Clocked Internal Oscillator Block(2) Note 1: IDLEN reflects its value when the SLEEP instruction is executed. 2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source. . 2004 Microchip Technology Inc. DS39626B-page 33

PIC18F2525/2620/4525/4620 3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable. Three bits indicate the current clock source and its status. They are: OSTS (OSCCON<3>) IOFS (OSCCON<2>) T1RUN (T1CON<6>) In general, only one of these bits will be set while in a given power managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable. If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering another RC Power Managed mode at the same frequency would clear the OSTS bit. Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated. 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit. 3.1.4 MULTIPLE SLEEP COMMANDS The power managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter

the new power managed mode specified by the new setting. 3.2 Run Modes In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source. 3.2.1 PRI_RUN MODE The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see Section 23.3 Two-Speed Start-up for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see Section 2.7.1 Oscillator Control Register ). 3.2.2 SEC_RUN MODE The SEC_RUN mode is the compatible mode to the clock switching feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source. SEC_RUN mode is entered by setting the SCS1:SCS0 bits to 01 . The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared. Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to 01 , entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result. On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run. DS39626B-page 34

. 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 3-1: TRANSITION TIMING FOR ENTRY TO SEC_RUN MODE Q4Q3Q2 OSC1 Peripheral Program Q1 T1OSI Q1 Counter Clock CPU Clock PC + 2 PC 1 2 3 n-1 n Clock Transition(1) Q4Q3Q2 Q1 Q3Q2 PC + 4 Note 1: Clock transition typically occurs within 2-4 TOSC. FIGURE 3-2: TRANSITION TIMING FROM SEC_RUN MODE TO PRI_RUN MODE (HSPLL) Q1 Q3 Q4 OSC1 Peripheral Program PC T1OSI PLL Clock Q1 PC + 4 Q2 Output Q3 Q4 Q1 CPU Clock PC + 2 Clock Counter Q2 Q2 Q3 Note 1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale. 2: Clock transition typically occurs within 2-4 TOSC. SCS1:SCS0 bits changed TPLL(1) 1 2 n-1 n Clock OSTS bit set Transition(2) TOST(1) 3.2.3 RC_RUN MODE In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive or do

not require high-speed clocks at all times. If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended. This mode is entered by setting the SCS1 bit to 1 . Although it is ignored, it is recommended that the SCS0 bit also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed. Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated. . 2004 Microchip Technology Inc. DS39626B-page 35

PIC18F2525/2620/4525/4620 If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks. If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST. If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set. On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled. FIGURE 3-3: TRANSITION TIMING TO RC_RUN MODE Q4Q3Q2 OSC1 Peripheral Program Q1 INTRC Q1 Counter Clock CPU Clock PC + 2 PC 1 2 3 n-1 n Clock Transition(1) Q4Q3Q2 Q1 Q3Q2 PC + 4 Note 1: Clock transition typically occurs within 2-4 TOSC. FIGURE 3-4: TRANSITION TIMING FROM RC_RUN MODE TO PRI_RUN MODE Q1 Q3 Q4 OSC1 Peripheral Program PC INTOSC

PLL Clock Q1 PC + 4 Q2 Output Q3 Q4 Q1 CPU Clock PC + 2 Clock Counter Q2 Q2 Q3 Note 1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale. 2: Clock transition typically occurs within 2-4 TOSC. SCS1:SCS0 bits changed TPLL(1) 1 2 n-1 n Clock OSTS bit set Transition(2) Multiplexer TOST(1) DS39626B-page 36 . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 3.3 Sleep Mode 3.4 Idle Modes The Power Managed Sleep mode in the PIC18F2525/ 2620/4525/4620 devices is identical to the legacy Sleep mode offered in all other PICmicro devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared. Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run. When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator block if either the TwoSpeed Start-up or the Fail-Safe Clock Monitor are enabled (see Section 23.0 Special Features of the CPU ). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up. The Idle modes allow the controller s CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption. If the IDLEN bit is set to a 1 when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run. Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 26-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits. FIGURE 3-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE Q4Q3Q2 OSC1 Peripheral Sleep Program Q1Q1 Counter Clock CPU Clock PC + 2PC FIGURE 3-6: TRANSITION TIMING FOR WAKE FROM SLEEP (HSPLL) . 2004 Microchip Technology Inc. DS39626B-page 37 Q3 Q4 Q1 Q2 OSC1 Peripheral Program PC PLL Clock Q3 Q4 Output CPU Clock Q1 Q2 Q3 Q4 Q1 Q2 Clock Counter PC + 6 PC + 4 Q1 Q2 Q3 Q4 Wake Event Note1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale. TOST(1) TPLL(1) OSTS bit set PC + 2

PIC18F2525/2620/4525/4620 3.4.1 PRI_IDLE MODE This mode is unique among the three Low-Power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to warm-up or transition from another oscillator. PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 configuration bits. The OSTS bit remains set (see Figure 3-7). When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wakeup, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8). 3.4.2 SEC_IDLE MODE In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS1:SCS0 bits to 01 and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set. When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8). Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far

from stable and unpredictable operation may result. FIGURE 3-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE Q1 Peripheral Program PC PC + 2 OSC1 Q3 Q4 Q1 CPU Clock Clock Counter Q2 FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE OSC1 Peripheral Program PC CPU Clock Q1 Q3 Q4 Clock Counter Q2 Wake Event TCSD DS39626B-page 38 . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 3.4.3 RC_IDLE MODE In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods. From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared. If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set, after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 26-10). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source. When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled. 3.5 Exiting Idle and Sleep Modes An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power managed modes. The clocking subsystem actions are discussed in each of the power managed modes (see Section 3.2 Run Modes , Section 3.3 Sleep Mode and Section 3.4 Idle Modes ). 3.5.1 EXIT BY INTERRUPT Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is

initiated when the corresponding interrupt flag bit is set. On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 Interrupts ). A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay. 3.5.2 EXIT BY WDT TIME-OUT A WDT time-out will cause different actions depending on which power managed mode the device is in when the time-out occurs. If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power managed mode (see Section 3.2 Run Modes and Section 3.3 Sleep Mode ). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 23.2 Watchdog Timer (WDT) ). The WDT timer and postscaler are cleared by executing a SLEEPor CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source. 3.5.3 EXIT BY RESET Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead. The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2. Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 23.3 Two-Speed Start-up ) or Fail-Safe Clock Monitor (see Section 23.4 Fail-Safe Clock Monitor ) is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

. 2004 Microchip Technology Inc. DS39626B-page 39

PIC18F2525/2620/4525/4620 3.5.4 EXIT WITHOUT AN OSCILLATOR In these instances, the primary clock source ei ther START-UP DELAY does not require an oscillator start-up delay since it is already running (PRI_IDLE), or normally does not Certain exits from power managed modes do not require an oscillator start-up delay (RC, EC and INTIO invoke the OST at all. There are two cases: Oscillator modes). However, a fixed delay of interval PRI_IDLE mode, where the primary clock source TCSD following the wake event is s till required when is not stopped; and leaving Sleep and Idle modes to allow the CPU to the primary clock source is not any of the LP, XT, prepare for execution. Instru ction execution resumes HS or HSPLL modes. on the first clock cycle following this delay. TABLE 3-2: EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE (BY CLOCK SOURCES) Clock Source before Wake-up Clock Source after Wake-up Exit Delay Clock Ready Status Bit (OSCCON) Primary Device Clock (PRI_IDLE mode) LP, XT, HS TCSD(1) OSTS HSPLL EC, RC INTOSC(2) IOFS T1OSC LP, XT, HS TOST(3) OSTS HSPLL TOST + trc (3) EC, RC TCSD(1) INTOSC(1) TIOBST(4) IOFS INTOSC(3) LP, XT, HS TOST(4) OSTS HSPLL TOST + trc (3) EC, RC TCSD(1) INTOSC(1) None IOFS None (Sleep mode) LP, XT, HS TOST(3) OSTS HSPLL TOST + trc

(3) EC, RC TCSD(1) INTOSC(1) TIOBST(4) IOFS Note 1: TCSD (parameter 38) is a required delay when waking from Sleep and all I dle modes and runs concurrently with any other required delays (see Section 3.4 Idle Modes ). On Reset, INTOSC defa ults to 1 MHz. 2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies. 3: TOST is the Oscillator Start-up Timer (parameter 32). trc is the PLL Lock-out Timer (parameter F12); it is also designated as TPLL. 4: Execution continues during TIOBST (parameter 39), the INTOSC stabilization pe riod. DS39626B-page 40 . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 4.0 RESET The PIC18F2525/2620/4525/4620 devices differentiate between various kinds of Reset: a) Power-on Reset (POR) b) MCLR Reset during normal operation c) MCLR Reset during power managed modes d) Watchdog Timer (WDT) Reset (during execution) e) Programmable Brown-out Reset (BOR) f) RESET Instruction g) Stack Full Reset h) Stack Underflow Reset This section discusses POR and BOR and covers start-up timers. Stack Section 5.1.2.4 Stack WDT Resets are covered Timer (WDT) . Resets generated by MCLR, the operation of the various Reset events are covered in Full and Underflow Resets . in Section 23.2 Watchdog

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1. 4.1 RCON Register Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in Section 4.6 Reset State of Registers . The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 Interrupts . BOR is covered in Section 4.4 Brown-out Reset (BOR) . FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT . 2004 Microchip Technology Inc. Preliminary DS39626B-page 41 External Reset MCLR VDD OSC1 WDT Time-out VDD Rise Detect OST/PWRT INTRC(1) POR Pulse

OST 10-bit Ripple Counter PWRT 11-bit Ripple Counter Enable OST(2) Enable PWRT Note 1: This is the INTRC source from the internal oscillator block and is separ ate from the RC oscillator of the CLKI pin. 2: See Table 4-2 for time-out situations. Brown-out Reset BOREN RESET Instruction Stack Pointer Stack Full/Underflow Reset Sleep ( )_IDLE 1024 Cycles 65.5 ms 32 s MCLRE S R Q Chip_Reset

PIC18F2525/2620/4525/4620 REGISTER 4-1: RCON: RESET CONTROL REGISTER R/W-0 R/W-1(1) U-0 R/W-1 R-1 R-1 R/W-0(2) R/W-0 bit 7 bit 0 bit 7 IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode) bit 6 SBOREN: BOR Software Enable bit(1) If BOREN1:BOREN0 = 01: 1 = BOR is enabled 0 = BOR is disabled If BOREN1:BOREN0 = 00, 10 or 11: Bit is disabled and read as 0 . bit 5 Unimplemented: Read as 0 bit 4 RI: RESET Instruction Flag bit 1 = The RESET instruction was not executed (set by firmware only) 0 = The RESET instruction was executed causing a device Reset (must be set in so ftware after a Brown-out Reset occurs) bit 3 TO: Watchdog Time-out Flag bit 1 = Set by power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred bit 2 PD: Power-down Detection Flag bit 1 = Set by power-up or by the CLRWDT instruction 0 = Set by execution of the SLEEP instruction bit 1 POR: Power-on Reset Status bit(2) 1 = A Power-on Reset has not occurred (set by firmware only) 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset oc curs) bit 0 BOR: Brown-out Reset Status bit 1 = A Brown-out Reset has not occurred (set by firmware only) 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) Note 1: If SBOREN is enabled, its Reset state is 1 ; otherwise, it is 0 . 2: The actual Reset value of POR is determined by the type of device Reset. See the notes following this register and Section 4.6 Reset State of Registers for additional information. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown IPEN SBOREN RI TO PD POR BOR Note 1: It is recommended that the POR bit be set after a Power-on Reset has bee n detected so that subsequent Power-on Resets may be detected. 2: Brown-out Reset is said to have occurred when BOR is 0 and POR is 1 (assuming that POR was set to 1 by software immediately after POR). DS39626B-page 42 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 4.2 Master Clear (MCLR) The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses. The MCLR pin is not driven low by any internal Resets, including the WDT. In PIC18F2525/2620/4525/4620 devices, the MCLR input can be disabled with the MCLRE configuration bit. When MCLR is disabled, the pin becomes a digital input. See Section 10.5 PORTE, TRISE and LATE Registers for more information. 4.3 Power-on Reset (POR) A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation. To take advantage of the POR circuitry, tie the MCLR pin through a resistor (1 kO to 10 kO) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2. When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. POR events are captured by the POR bit (RCON<1>). The state of the bit is set to 0 whenever a POR occurs; it does not change for any other Reset event. POR is not reset to 1 by any hardware event. To capture multiple events, the user manually resets the bit to 1 in software following any POR. FIGURE 4-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP) VDD VDD D R R1

C MCLR PIC18FXXXX Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down. 2: R < 40 kO is recommended to make sure that the voltage drop across R does not violate the device s electrical specification. 3: R1 = 1 kO will limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). . 2004 Microchip Technology Inc. Preliminary DS39626B-page 43

PIC18F2525/2620/4525/4620 4.4 Brown-out Reset (BOR) PIC18F2525/2620/4525/4620 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1. The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any values of BOREN1:BOREN0, except 00 ), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR. If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay. BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT. 4.4.1 SOFTWARE ENABLED BOR When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as 0 . TABLE 4-1: BOR CONFIGURATIONS Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications. Note: Even when BOR is under software control, the BOR Reset voltage level is still set by the BORV1:BORV0 configuration bits. It cannot be changed in software.

4.4.2 DETECTING BOR When BOR is enabled, the BOR bit always resets to 0 on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to 1 in software immediately after any POR event. If BOR is 0 while POR is 1 , it can be reliably assumed that a BOR event has occurred. 4.4.3 DISABLING BOR IN SLEEP MODE When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled. This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current. BOR Configuration Status of SBOREN (RCON<6>) BOR Operation BOREN1 BOREN0 0 0 Unavailable BOR disabled; must be enabled by reprogramming the configuration bits. 0 1 Available BOR enabled in software; operation controlled by SBOREN. 1 0 Unavailable BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode. 1 1 Unavailable BOR enabled in hardware; must be disabled by reprogramming the configuration bits. DS39626B-page 44 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 4.5 Device Reset Timers 4.5.3 PLL LOCK TIME-OUT PIC18F2525/2620/4525/4620 devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are: Power-up Timer (PWRT) Oscillator Start-up Timer (OST) PLL Lock Time-out 4.5.1 POWER-UP TIMER (PWRT) The Power-up Timer (PWRT) of PIC18F2525/2620/ 4525/4620 devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 s= 65.6 ms. While the PWRT is counting, the device is held in Reset. The power-up time delay depends on the INTRC clock and will vary from chip to chip due to temperature and process variation. See DC parameter 33 for details. The PWRT is enabled by clearing the PWRTEN configuration bit. 4.5.2 OSCILLATOR START-UP TIMER (OST) The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33). This ensures that the crystal oscillator or resonator has started and stabilized. The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power managed modes. With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out. 4.5.4 TIME-OUT SEQUENCE On power-up, the time-out sequence is as follows: 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled). 2. Then, the OST is activated. The total time-out will vary based on oscillator configuration

and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, there will be no time-out at all. Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel. TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS Oscillator Power-up(2) and Brown-out Reset Exit from Power Managed Mode Configuration PWRTEN = 0 PWRTEN = 1 HSPLL 66 ms(1) + 1024 TOSC + 2 ms(2) 1024 TOSC + 2 ms(2) 1024 TOSC + 2 ms(2) HS, XT, LP 66 ms(1) + 1024 TOSC 1024 TOSC 1024 TOSC EC, ECIO 66 ms(1) RC, RCIO 66 ms(1) INTIO1, INTIO2 66 ms(1) Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay. 2: 2 ms is the nominal time required for the PLL to lock. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 45

PIC18F2525/2620/4525/4620 FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT) TPWRT TOST VDD MCLR INTERNAL POR PWRT TIME-OUT OST TIME-OUT INTERNAL RESET FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1 VDD MCLR INTERNAL POR TPWRT PWRT TIME-OUT TOST OST TIME-OUT INTERNAL RESET FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2 VDD MCLR INTERNAL POR TPWRT PWRT TIME-OUT TOST OST TIME-OUT INTERNAL RESET DS39626B-page 46 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 4-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT) 5V 0VVDD MCLR INTERNAL POR TPWRT PWRT TIME-OUT TOST OST TIME-OUT INTERNAL RESET FIGURE 4-7: TIME-OUT SEQUENCE ON POR W/PLL ENABLED (MCLR TIED TO VDD) TPWRT TOST VDD MCLR INTERNAL POR PWRT TIME-OUT OST TIME-OUT INTERNAL RESET PLL TIME-OUT TPLL Note: TOST = 1024 clock cycles. TPLL 2 ms max. First three stages of the PWRT timer. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 47

PIC18F2525/2620/4525/4620 4.6 Reset State of Registers Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a Reset state depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset. Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups. TABLE 4-3: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER Condition Program Counter RCON Register STKPTR Register SBOREN RI TO PD POR BOR STKFUL STKUNF Power-on Reset 0000h 1 1 1 1 0 0 0 0 RESET Instruction 0000h u(2) 0 u u u u u u Brown-out 0000h u(2) 1 1 1 u 0 u u MCLR during Power Managed Run Modes 0000h u(2) u 1 u u u u u MCLR during Power Managed Idle Modes and Sleep Mode 0000h u(2) u 1 0 u u u u WDT Time-out during Full Power or Power Managed Run Mode 0000h u(2) u 0 u u u u u MCLR during Full Power Execution 0000h u(2) u u u u u u u Stack Full Reset (STVREN = 1) 0000h u(2) u u u u u 1 u Stack Underflow Reset (STVREN = 1) 0000h u(2) u u u u u u 1 Stack Underflow Error (not an actual Reset, STVREN = 0) 0000h u(2) u u u u u u 1 WDT Time-out during Power Managed Idle or Sleep Modes PC + 2 u(2) u 0 0 u u u u Interrupt Exit from Power Managed Modes PC + 2(1) u(2) u u 0 u u u u

Legend: u = unchanged Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are se t, the PC is loaded with the interrupt vector (008h or 0018h). 2: Reset state is 1 for POR and unchanged for all other Resets when software BOR i s enabled (BOREN1:BOREN0 configuration bits = 01 and SBOREN = 1). Otherwise, the Reset sta te is 0 . DS39626B-page 48 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS Register Applicable Devices Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets Wake-up via WDT or Interrupt TOSU 2525 2620 4525 4620 ---0 0000 ---0 0000 ---0 uuuu(3) TOSH 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu(3) TOSL 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu(3) STKPTR 2525 2620 4525 4620 00-0 0000 uu-0 0000 uu-u uuuu(3) PCLATU 2525 2620 4525 4620 ---0 0000 ---0 0000 ---u uuuu PCLATH 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu PCL 2525 2620 4525 4620 0000 0000 0000 0000 PC + 2(2) TBLPTRU 2525 2620 4525 4620 --00 0000 --00 0000 --uu uuuu TBLPTRH 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu TBLPTRL 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu TABLAT 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu PRODH 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu PRODL 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu INTCON 2525 2620 4525 4620 0000 000x 0000 000u uuuu uuuu(1) INTCON2 2525 2620 4525 4620 1111 -1-1 1111 -1-1 uuuu -u-u(1) INTCON3 2525 2620 4525 4620 11-0 0-00 11-0 0-00 uu-u u-uu(1) INDF0 2525 2620 4525 4620 N/A N/A N/A POSTINC0 2525 2620 4525 4620 N/A N/A N/A POSTDEC0 2525 2620 4525 4620 N/A N/A N/A PREINC0 2525 2620 4525 4620 N/A N/A N/A PLUSW0 2525 2620 4525 4620 N/A N/A N/A FSR0H 2525 2620 4525 4620 ---- 0000 ---- 0000 ---- uuuu FSR0L 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu WREG 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu INDF1 2525 2620 4525 4620 N/A N/A N/A POSTINC1 2525 2620 4525 4620 N/A N/A N/A POSTDEC1 2525 2620 4525 4620 N/A N/A N/A PREINC1 2525 2620 4525 4620 N/A N/A N/A PLUSW1 2525 2620 4525 4620 N/A N/A N/A Legend: u = unchanged, x = unknown, = unimplemented bit, read as 0 , q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to c ause wake-up). 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. 4: See Table 4-3 for Reset value for specific condition. 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillato

r mode selected. When not enabled as PORTA pins, they are disabled and read 0 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 49

PIC18F2525/2620/4525/4620 TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Register Applicable Devices Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets Wake-up via WDT or Interrupt FSR1H 2525 2620 4525 4620 ---- 0000 ---- 0000 ---- uuuu FSR1L 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu BSR 2525 2620 4525 4620 ---- 0000 ---- 0000 ---- uuuu INDF2 2525 2620 4525 4620 N/A N/A N/A POSTINC2 2525 2620 4525 4620 N/A N/A N/A POSTDEC2 2525 2620 4525 4620 N/A N/A N/A PREINC2 2525 2620 4525 4620 N/A N/A N/A PLUSW2 2525 2620 4525 4620 N/A N/A N/A FSR2H 2525 2620 4525 4620 ---- 0000 ---- 0000 ---- uuuu FSR2L 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu STATUS 2525 2620 4525 4620 ---x xxxx ---u uuuu ---u uuuu TMR0H 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu TMR0L 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu T0CON 2525 2620 4525 4620 1111 1111 1111 1111 uuuu uuuu OSCCON 2525 2620 4525 4620 0100 q000 0100 q000 uuuu uuqu HLVDCON 2525 2620 4525 4620 0-00 0101 0-00 0101 u-uu uuuu WDTCON 2525 2620 4525 4620 ---- ---0 ---- ---0 ---- ---u RCON(4) 2525 2620 4525 4620 0q-1 11q0 0q-q qquu uq-u qquu TMR1H 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu TMR1L 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu T1CON 2525 2620 4525 4620 0000 0000 u0uu uuuu uuuu uuuu TMR2 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu PR2 2525 2620 4525 4620 1111 1111 1111 1111 1111 1111 T2CON 2525 2620 4525 4620 -000 0000 -000 0000 -uuu uuuu SSPBUF 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu SSPADD 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu SSPSTAT 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu SSPCON1 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu SSPCON2 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu Legend: u = unchanged, x = unknown, = unimplemented bit, read as 0 , q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to c ause wake-up). 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. 4: See Table 4-3 for Reset value for specific condition. 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillato

r mode selected. When not enabled as PORTA pins, they are disabled and read 0 . DS39626B-page 50 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Register Applicable Devices Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets Wake-up via WDT or Interrupt ADRESH 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu ADRESL 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu ADCON0 2525 2620 4525 4620 --00 0000 --00 0000 --uu uuuu ADCON1 2525 2620 4525 4620 --00 0qqq --00 0qqq --uu uuuu ADCON2 2525 2620 4525 4620 0-00 0000 0-00 0000 u-uu uuuu CCPR1H 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu CCPR1L 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu CCP1CON 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu 2525 2620 4525 4620 --00 0000 --00 0000 --uu uuuu CCPR2H 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu CCPR2L 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu CCP2CON 2525 2620 4525 4620 --00 0000 --00 0000 --uu uuuu BAUDCON 2525 2620 4525 4620 01-0 0-00 01-0 0-00 --uu uuuu PWM1CON 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu ECCP1AS 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu 2525 2620 4525 4620 0000 00-0000 00-uuuu uu-CVRCON 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu CMCON 2525 2620 4525 4620 0000 0111 0000 0111 uuuu uuuu TMR3H 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu TMR3L 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu T3CON 2525 2620 4525 4620 0000 0000 uuuu uuuu uuuu uuuu SPBRGH 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu SPBRG 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu RCREG 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu TXREG 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu TXSTA 2525 2620 4525 4620 0000 0010 0000 0010 uuuu uuuu RCSTA 2525 2620 4525 4620 0000 000x 0000 000x uuuu uuuu EEADRH 2585 2680 4585 4680 ---- --00 ---- --00 ---- --uu EEADR 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu EEDATA 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu EECON2 2525 2620 4525 4620 0000 0000 0000 0000 0000 0000 EECON1 2525 2620 4525 4620 xx-0 x000 uu-0 u000 uu-0 u000 Legend: u = unchanged, x = unknown, = unimplemented bit, read as 0 , q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to c ause wake-up). 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are

updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. 4: See Table 4-3 for Reset value for specific condition. 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillato r mode selected. When not enabled as PORTA pins, they are disabled and read 0 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 51

PIC18F2525/2620/4525/4620 TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED) Register Applicable Devices Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets Wake-up via WDT or Interrupt IPR2 2525 2620 4525 4620 11-1 1111 11-1 1111 uu-u uuuu PIR2 2525 2620 4525 4620 00-0 0000 00-0 0000 uu-u uuuu(1) PIE2 2525 2620 4525 4620 00-0 0000 00-0 0000 uu-u uuuu IPR1 2525 2620 4525 4620 1111 1111 1111 1111 uuuu uuuu 2525 2620 4525 4620 -111 1111 -111 1111 -uuu uuuu PIR1 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu(1) 2525 2620 4525 4620 -000 0000 -000 0000 -uuu uuuu(1) PIE1 2525 2620 4525 4620 0000 0000 0000 0000 uuuu uuuu 2525 2620 4525 4620 -000 0000 -000 0000 -uuu uuuu OSCTUNE 2525 2620 4525 4620 00-0 0000 00-0 0000 uu-u uuuu TRISE 2525 2620 4525 4620 0000 -111 0000 -111 uuuu -uuu TRISD 2525 2620 4525 4620 1111 1111 1111 1111 uuuu uuuu TRISC 2525 2620 4525 4620 1111 1111 1111 1111 uuuu uuuu TRISB 2525 2620 4525 4620 1111 1111 1111 1111 uuuu uuuu TRISA(5) 2525 2620 4525 4620 1111 1111(5) 1111 1111(5) uuuu uuuu(5) LATE 2525 2620 4525 4620 ---- -xxx ---- -uuu ---- -uuu LATD 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu LATC 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu LATB 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu LATA(5) 2525 2620 4525 4620 xxxx xxxx(5) uuuu uuuu(5) uuuu uuuu(5) PORTE 2525 2620 4525 4620 ---- xxxx ---- uuuu ---- uuuu 2525 2620 4525 4620 ---- x-----u-----u--PORTD 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu PORTC 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu PORTB 2525 2620 4525 4620 xxxx xxxx uuuu uuuu uuuu uuuu PORTA(5) 2525 2620 4525 4620 xx0x 0000(5) uu0u 0000(5) uuuu uuuu(5) Legend: u = unchanged, x = unknown, = unimplemented bit, read as 0 , q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device. Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to c ause wake-up). 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h). 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack. 4: See Table 4-3 for Reset value for specific condition. 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillato r mode selected. When

not enabled as PORTA pins, they are disabled and read 0 . DS39626B-page 52 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 5.0 MEMORY ORGANIZATION There are three types of memory in PIC18 Enhanced microcontroller devices: Program Memory Data RAM Data EEPROM As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers. Additional detailed information on the operation of the Flash program memory is provided in Section 6.0 Flash Program Memory . Data EEPROM is discussed separately in Section 7.0 Data EEPROM Memory . 5.1 Program Memory Organization PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all 0 s (a NOP instruction). The PIC18F2525 and PIC18F4525 each have 48 Kbytes of Flash memory and can store up to 24,576 single-word instructions. The PIC18F2620 and PIC18F4620 each have 64 Kbytes of Flash memory and can store up to 32,768 single-word instructions. PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h. The program memory maps for PIC18FX525 and PIC18FX620 devices are shown in Figure 5-1. FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F2525/2620/4525/4620 DEVICES PC<20:0> Stack Level 1 Stack Level 31 Reset Vector Low Priority Interrupt Vector CALL,RCALL,RETURN RETFIE,RETLW 21 0000h 0018h

On-Chip Program Memory High Priority Interrupt Vector 0008h User Memory Space 1FFFFFh C000h BFFFh Read 0 200000h PC<20:0> Stack Level 1 Stack Level 31 Reset Vector Low Priority Interrupt Vector On-Chip Program Memory High Priority Interrupt Vector Read 0 CALL,RCALL,RETURN RETFIE,RETLW 21 0000h 0018h 10000h FFFFh 0008h User Memory Space 1FFFFFh 200000h PIC18FX525 PIC18FX620 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 53

PIC18F2525/2620/4525/4620 5.1.1 PROGRAM COUNTER The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register. The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 5.1.4.1 Computed GOTO ). The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of 0 . The PC increments by 2 to address sequential instructions in the program memory. The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter. 5.1.2 RETURN ADDRESS STACK The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURNor CALL instructions. The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the top-ofstack Special File Registers. Data can also be pushed to, or popped from the stack, using these registers. A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC

and then the Stack Pointer is decremented. The Stack Pointer is initialized to 00000 after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of 00000 ; this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed. 5.1.2.1 Top-of-Stack Access Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return. The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption. FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS 00011 001A34h 11111 11110 11101 00010 00001 00000 00010 Return Address Stack <20:0> Top-of-Stack 000D58h TOSL TOSH TOSU 34h 1Ah00h STKPTR<4:0> Top-of-Stack Registers Stack Pointer DS39626B-page 54 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 5.1.2.2 Return Stack Pointer (STKPTR) The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance. After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR. The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. (Refer to Section 23.1 Configuration Bits for a description of the device configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero. If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31. When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs. Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected. 5.1.2.3 PUSH and POP Instructions Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack. The POPinstruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value. REGISTER 5-1: STKPTR: STACK POINTER REGISTER R/C-0 R/C-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 STKFUL: Stack Full Flag bit(1) 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed bit 6 STKUNF: Stack Underflow Flag bit(1) 1 = Stack underflow occurred 0 = Stack underflow did not occur bit 5 Unimplemented: Read as 0 bit 4-0 SP4:SP0: Stack Pointer Location bits Note 1: Bit 7 and bit 6 are cleared by user software or by a POR. Legend: R = Readable bit W = Writable bit U = Unimplemented C = Clearable only bit -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown STKFUL(1) STKUNF(1) SP4 SP3 SP2 SP1 SP0

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 55

PIC18F2525/2620/4525/4620 5.1.2.4 Stack Full and Underflow Resets Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset. 5.1.3 FAST REGISTER STACK A fast register stack is provided for the Status, WREG and BSR registers, to provide a fast return option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt. If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALLlabel, FAST instruction must be executed to save the Status, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack. Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return. EXAMPLE 5-1: FAST REGISTER STACK 5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

Computed GOTO Table Reads 5.1.4.1 Computed GOTO A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2. A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value nn to the calling function. The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0). In this method, only one data byte may be stored in each instruction location and room on the return address stack is required. EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE MOVF OFFSET, W CALL TABLE ORG nn00h TABLE ADDWF PCL RETLW nnh RETLW nnh RETLW nnh . . . 5.1.4.2 Table Reads and Table Writes A better method of storing data in program memory allows two bytes of data to be stored in each instruction CODE EXAMPLE location. CALL SUB1, FAST ;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK SUB1 RETURN, FAST ;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time. Table read and table write operations are discussed further in Section 6.1 Table Reads and Table Writes . DS39626B-page 56 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 5.2 PIC18 Instruction Cycle 5.2.1 CLOCKING SCHEME The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3. 5.2.2 INSTRUCTION FLOW/PIPELINING An Instruction Cycle consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3). A fetch cycle begins with the Program Counter (PC) incrementing in Q1. In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write). FIGURE 5-3: CLOCK/INSTRUCTION CYCLE Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Fetch INST (PC) Execute INST (PC 2) Fetch INST (PC + 2) Execute INST (PC) Fetch INST (PC + 4) Execute INST (PC + 2) OSC1 Q1 Q2 Q3 Q4 PC OSC2/CLKO (RC mode) PC PC + 2 PC + 4 Internal Phase Clock EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

All instructions are single cycle, except for any program branches. These take t wo cycles since the fetch instruction is flushed from the pipeline while the new instruction is being fetched and then e xecuted. TCY0 TCY1 TCY2 TCY3 TCY4 TCY5 1. MOVLW 55h Fetch 1 Execute 1 2. MOVWF PORTB Fetch 2 Execute 2 3. BRA SUB_1 Fetch 3 Execute 3 4. BSF PORTA, BIT3 (Forced NOP) Fetch 4 Flush (NOP) 5. Instruction @ address SUB_1 Fetch SUB_1 Execute SUB_1 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 57

PIC18F2525/2620/4525/4620 5.2.3 INSTRUCTIONS IN PROGRAM MEMORY The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read 0 (see Section 5.1.1 Program Counter ). Figure 5-4 shows an example of how instruction words are stored in the program memory. The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 24.0 Instruction Set Summary provides further details of the instruction set. FIGURE 5-4: INSTRUCTIONS IN PROGRAM MEMORY LSB = 1 LSB = 0 Program Memory Byte Locations . Word Address . Instruction 1: MOVLW 055h Instruction 2: GOTO 0006h Instruction 3: MOVFF 123h, 456h 5.2.4 TWO-WORD INSTRUCTIONS The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has 1111 as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address. The use of 1111 in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence immediately after the first word the data in the second word is accessed and used by EXAMPLE 5-4: TWO-WORD INSTRUCTIONS 000000h

000002h 000004h 000006h 0Fh 55h EFh 03h F0h 00h C1h 23h F4h 56h 000012h 000014h

000008h 00000Ah 00000Ch 00000Eh 000010h

the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOPis executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works. Note: See Section 5.6 PIC18 Instruction Execution and the Extended Instruction Set for information on two-word instructions in the extended instruction set. CASE 1: Object Code Source Code 0110 0110 0000 0000 1100 0001 0010 0011 1111 0100 0101 0110 0010 0100 0000 0000 TSTFSZ REG1 ; is RAM location 0? MOVFF REG1, REG2 ; No, skip this word ; Execute this word as a NOP ADDWF REG3 ; continue code CASE 2: Object Code Source Code 0110 0110 0000 0000 1100 0001 0010 0011 1111 0100 0101 0110 0010 0100 0000 0000 TSTFSZ REG1 ; is RAM location 0? MOVFF REG1, REG2 ; Yes, execute this word ; 2nd word of instruction ADDWF REG3 ; continue code DS39626B-page 58 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 5.3 Data Memory Organization 5.3.1 BANK SELECT REGISTER (BSR) Note: The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 5.5 Data Memory and the Extended Instruction Set for more information. The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each; PIC18F2525/ 2620/4525/4620 devices implement all 16 banks. Figure 5-5 shows the data memory organization for the PIC18F2525/2620/4525/4620 devices. The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user s application. Any read of an unimplemented location will read as 0 s. The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection. To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. Section 5.3.2 Access Bank provides a detailed description of the Access RAM. Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit bank pointer. Most instructions in the PIC18 instruction set make use of the bank pointer, known as the Bank Select Register (BSR). This SFR holds the four Most Significant bits of a location s address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four

bits are unused; they will always read 0 and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction. The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank s lower boundary. The relationship between the BSR s value and the bank division in data memory is shown in Figure 5-6. Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h, while the BSR is 0Fh, will end up resetting the program counter. While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return 0 s. Even so, the Status register will still be affected as if the operation was successful. The data memory map in Figure 5-5 indicates which banks are implemented. In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 59

PIC18F2525/2620/4525/4620 FIGURE 5-5: DATA MEMORY MAP FOR PIC18F2525/2620/4525/4620 DEVICES Bank 0 Bank 1 Bank 14 Bank 15 Data Memory Map BSR<3:0> = 0000 = 0001 = 1111 080h 07Fh F80h FFFh 00h 7Fh 80h FFh Access Bank When a = 0: The BSR is ignored and the Access Bank is used. The first 128 bytes are general purpose RAM (from Bank 0). The second 128 bytes are Special Function Registers (from Bank 15). When a = 1: The BSR specifies the Bank used by the instruction. F7Fh F00h EFFh 1FFh 100h 0FFh 000h Access RAM FFh 00h FFh 00h FFh 00h GPR GPR SFR GPR Access RAM High Access RAM Low Bank 2 = 0110 = 0010 (SFRs) 2FFh 200h

3FFh 300h 4FFh 400h 5FFh 500h 6FFh 600h 7FFh 700h 8FFh 800h 9FFh 900h AFFh A00h BFFh B00h CFFh C00h DFFh D00h E00h Bank Bank Bank Bank Bank Bank Bank Bank Bank Bank Bank FFh 00h FFh 00h FFh 00h FFh 00h FFh 00h FFh 00h FFh 00h FFh 00h FFh 00h FFh 00h FFh 00h FFh 00h GPR GPR

3 4 5 6 7 8 9 10 11 12 13

GPR GPR GPR GPR GPR GPR GPR GPR GPR GPR GPR FFh 00h = 0011 = 0100 = 0101 = 0111 = 1000 = 1001 = 1010 = 1011 = 1100 = 1101 = 1110 DS39626B-page 60 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 5-6: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING) Note 1: The Access RAM bit of the instruction can be used to force an override o f the selected bank (BSR<3:0>) to the registers of the Access Bank. 2: The MOVFF instruction embeds the entire 12-bit address in the instruction. Data Memory Bank Select(2) 7 0From Opcode(2) 000 0 000h 100h 200h 300h F00h E00h FFFh Bank 0 Bank 1 Bank 2 Bank 14 Bank 15 00h FFh 00h FFh 00h FFh 00h FFh 00h FFh 00h FFh Bank 3 through Bank 13 0011111111117 0 BSR(1) 5.3.2 ACCESS BANK While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient. To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 128 bytes of

memory (00h-7Fh) in Bank 0 and the last 128 bytes of memory (80h-FFh) in Block 15. The lower half is known as the Access RAM and is composed of GPRs. This upper half is also where the device s SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-5). The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the a parameter in the instruction). When a is equal to 1 , the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When a is 0 , however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely. Using this forced addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables. The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST configuration bit = 1). This is discussed in more detail in Section 5.5.3 Mapping the Access Bank in Indexed Literal Offset Addressing Mode . 5.3.3 GENERAL PURPOSE REGISTER FILE PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 61

PIC18F2525/2620/4525/4620 5.3.4 SPECIAL FUNCTION REGISTERS The SFRs can be classified into two sets: those assoc iated with the core device functionality (ALU, Resets The Special Function Registers (SFRs) are registers and interrupts) and those related to the peripheral used by the CPU and peripheral modules for controlling functions. The reset and interrupt registers are the desired operation of the device. These registers are described in their respective chapters, while the ALU s implemented as static RAM. SFRs start at the top of Status register is described later in this section. data memory (FFFh) and extend downward to occupy Registers related to the operation of a peripheral feature the top half of Bank 15 (F80h to FFFh). A list of these are described in the chapter for that peripheral. registers is given in Table 5-1 and Table 5-2. The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as 0 s. TABLE 5-1: SPECIAL FUNCTION REGISTER MAP FOR PIC18F2525/2620/4525/4620 DEVICES Address Name Address Name Address Name Address Name FFFh TOSU TOSH TOSL STKPTR PCLATU PCLATH PCL TBLPTRU TBLPTRH TBLPTRL TABLAT PRODH PRODL INTCON INTCON2 INTCON3 INDF0(1)

POSTINC0(1) POSTDEC0(1) PREINC0(1) PLUSW0(1) FSR0H FSR0L WREG INDF1(1) POSTINC1(1) POSTDEC1(1) PREINC1(1) PLUSW1(1) FSR1H FSR1L BSR FDFh INDF2(1) POSTINC2(1) POSTDEC2(1) PREINC2(1) PLUSW2(1) FSR2H FSR2L STATUS TMR0H TMR0L T0CON (2) OSCCON HLVDCON WDTCON RCON TMR1H TMR1L T1CON TMR2 PR2 T2CON SSPBUF SSPADD SSPSTAT SSPCON1 SSPCON2 ADRESH ADRESL ADCON0 ADCON1 ADCON2 FBFh CCPR1H CCPR1L CCP1CON CCPR2H CCPR2L CCP2CON (2)

BAUDCON PWM1CON(3) ECCP1AS(3) CVRCON CMCON TMR3H TMR3L T3CON SPBRGH SPBRG RCREG TXREG TXSTA RCSTA EEADRH EEADR EEDATA EECON2(1) EECON1 (2) (2) (2) IPR2 PIR2 PIE2 F9Fh FFEh FDEh FBEh F9Eh FFDh FDDh FBDh F9Dh FFCh FDCh FBCh F9Ch FFBh FDBh FBBh F9Bh

FFAh FDAh FBAh F9Ah FF9h FD9h FB9h F99h FF8h FD8h FB8h F98h FF7h FD7h FB7h F97h FF6h FD6h FB6h F96h FF5h FD5h FB5h F95h FF4h FD4h FB4h F94h FF3h FD3h

FB3h F93h FF2h FD2h FB2h F92h FF1h FD1h FB1h F91h FF0h FD0h FB0h F90h FEFh FCFh FAFh F8Fh FEEh FCEh FAEh F8Eh FEDh FCDh FADh F8Dh FECh FCCh FACh F8Ch

FEBh FCBh FABh F8Bh FEAh FCAh FAAh F8Ah FE9h FC9h FA9h F89h FE8h FC8h FA8h F88h FE7h FC7h FA7h F87h FE6h FC6h FA6h F86h FE5h FC5h FA5h F85h FE4h FC4h

FA4h F84h FE3h FC3h FA3h F83h FE2h FC2h FA2h F82h FE1h FC1h FA1h F81h FE0h FC0h FA0h F80h IPR1 PIR1 PIE1 (2) OSCTUNE (2) (2) (2) (2) TRISE(3) TRISD(3) TRISC TRISB TRISA (2) (2) (2) (2) LATE(3) LATD(3) LATC LATB LATA (2)

(2) (2) (2) PORTE(3) PORTD(3) PORTC PORTB PORTA Note 1: This is not a physical register. 2: Unimplemented registers are read as 0 . 3: This register is not available on 28-pin devices. DS39626B-page 62 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2525/2620/4525/4620) File Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 TOSU Top-of-Stack Upper Byte (TOS<20:16>) TOSH Top-of-Stack, High Byte (TOS<15:8>) TOSL Top-of-Stack, Low Byte (TOS<7:0>) STKPTR STKFUL(6) STKUNF(6) SP4 SP3 SP2 SP1 SP0 PCLATU Holding Register for PC<20:16> PCLATH Holding Register for PC<15:8> PCL PC, Low Byte (PC<7:0>) TBLPTRU bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>) TBLPTRH Program Memory Table Pointer High Byte (TBLPTR<15:8>) TBLPTRL Program Memory Table Pointer Low Byte (TBLPTR<7:0>) TABLAT Program Memory Table Latch PRODH Product Register High Byte PRODL Product Register Low Byte INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF INTCON2 RBPU INTEDG0 INTEDG1 INTEDG2 TMR0IP RBIP INTCON3 INT2IP INT1IP INT2IE INT1IE INT2IF INT1IF INDF0 Uses contents of FSR0 to address data memory value of FSR0 not changed (no t a physical register) POSTINC0 Uses contents of FSR0 to address data memory value of FSR0 post-increme nted (not a physical register) POSTDEC0 Uses contents of FSR0 to address data memory value of FSR0 post-decreme nted (not a physical register) PREINC0 Uses contents of FSR0 to address data memory value of FSR0 pre-increment ed (not a physical register) PLUSW0 Uses contents of FSR0 to address data memory value of FSR0 pre-incremente d (not a physical register) value of FSR0 offset by W FSR0H Indirect Data Memory Address Pointer 0, High Byte FSR0L Indirect Data Memory Address Pointer 0, Low Byte WREG Working Register INDF1 Uses contents of FSR1 to address data memory value of FSR1 not changed (no t a physical register) POSTINC1 Uses contents of FSR1 to address data memory value of FSR1 post-increme nted (not a physical register) POSTDEC1 Uses contents of FSR1 to address data memory value of FSR1 post-decreme nted (not a physical register) PREINC1 Uses contents of FSR1 to address data memory value of FSR1 pre-increment ed (not a physical register) PLUSW1 Uses contents of FSR1 to address data memory value of FSR1 pre-incremente d (not a physical register) value of FSR1 offset by W FSR1H Indirect Data Memory Address Pointer 1, High Byte FSR1L Indirect Data Memory Address Pointer 1 Low Byte BSR Bank Select Register INDF2 Uses contents of FSR2 to address data memory value of FSR2 not changed (no t a physical register) POSTINC2 Uses contents of FSR2 to address data memory value of FSR2 post-increme nted (not a physical register) POSTDEC2 Uses contents of FSR2 to address data memory value of FSR2 post-decreme nted (not a physical register) PREINC2 Uses contents of FSR2 to address data memory value of FSR2 pre-increment ed (not a physical register) PLUSW2 Uses contents of FSR2 to address data memory value of FSR2 pre-incremente

d (not a physical register) value of FSR2 offset by W FSR2H Indirect Data Memory Address Pointer 2, High Byte FSR2L Indirect Data Memory Address Pointer 2 Low Byte STATUS N OV Z DC C Value on POR, BOR Details on page: ---0 0000 49, 54 0000 0000 49, 54 0000 0000 49, 54 00-0 0000 49, 55 ---0 0000 49, 54 0000 0000 49, 54 0000 0000 49, 54 --00 0000 49, 76 0000 0000 49, 76 0000 0000 49, 76 0000 0000 49, 76 xxxx xxxx 49, 89 xxxx xxxx 49, 89 0000 000x 49, 93 1111 -1-1 49, 94 11-0 0-00 49, 95 N/A 49, 68 N/A 49, 68 N/A 49, 68 N/A 49, 68 N/A 49, 68 ---- 0000 49, 68 xxxx xxxx 49, 68 xxxx xxxx 49 N/A 49, 68 N/A 49, 68 N/A 49, 68 N/A 49, 68 N/A 49, 68 ---- 0000 50, 68 xxxx xxxx 50, 68 ---- 0000 50, 59 N/A 50, 68 N/A 50, 68 N/A 50, 68 N/A 50, 68 N/A 50, 68 ---- 0000 50, 68 xxxx xxxx 50, 68 ---x xxxx 50, 66 Legend: x = unknown, u = unchanged, = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, it is disabled and reads as 0 . See Section 4.4 Brown-out Reset (BOR) . 2: These registers and/or bits are not implemented on 28-pin devices and are read a

s 0 . Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as

- .

3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as 0 . See Section 2.6.4 PLL in INTOSC Modes . 4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE configu ration bit = 0); otherwise, RE3 reads as 0 . This bit is read-only. 5: RA6/RA7 and their associated latch and direction bits are individually configure d as port pins based on various primary oscillator modes. When disabled, these bits read as 0 . 6: Bit 7 and bit 6 are cleared by user software or by a POR. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 63

PIC18F2525/2620/4525/4620 TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2525/2620/4525/4620) (CONTINUED) TMR0H TMR0L T0CON OSCCON HLVDCON WDTCON RCON TMR1H TMR1L T1CON TMR2 PR2 T2CON SSPBUF SSPADD SSPSTAT SSPCON1 SSPCON2 ADRESH ADRESL ADCON0 ADCON1 ADCON2 CCPR1H CCPR1L CCP1CON CCPR2H CCPR2L CCP2CON BAUDCON PWM1CON ECCP1AS CVRCON CMCON TMR3H TMR3L T3CON File Name Timer0 Register High Byte Timer0 Register Low Byte TMR0ON T08BIT T0CS T0SE PSA T0PS2 T0PS1 IDLEN IRCF2 IRCF1 IRCF0 OSTS IOFS SCS1 IRVST HLVDEN HLVDL3 HLVDL2 HLVDL1 VDIRMAG IPEN SBOREN(1) RI TO PD POR Timer1 Register High Byte Timer1 Register Low Byte RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS Timer2 Register Timer2 Period Register T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 SSP Receive Buffer/Transmit Register SSP Address Register in I2C Slave Mode. SSP Baud Rate Reload Register in I2C Mast er Mode.

SMP CKE D/A P S R/W UA WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN A/D Result Register High Byte A/D Result Register Low Byte CHS3 CHS2 CHS1 CHS0 GO/DONE VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 ADFM ACQT2 ACQT1 ACQT0 ADCS2 ADCS1 Capture/Compare/PWM Register 1 High Byte Capture/Compare/PWM Register 1 Low Byte P1M1(2) P1M0(2) DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 Capture/Compare/PWM Register 2 High Byte Capture/Compare/PWM Register 2 Low Byte DC2B1 DC2B0 CCP2M3 CCP2M2 CCP2M1 ABDOVF RCIDL SCKP BRG16 WUE PRSEN PDC6(2) PDC5(2) PDC4(2) PDC3(2) PDC2(2) PDC1(2) ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1(2) CVREN CVROE CVRR CVRSS CVR3 CVR2 CVR1 C2OUT C1OUT C2INV C1INV CIS CM2 CM1 Timer3 Register High Byte Timer3 Register Low Byte RD16 T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 T0PS0 SCS0 HLVDL0 SWDTEN BOR TMR1ON T2CKPS0 BF SSPM0 SEN ADON PCFG0 ADCS0 CCP1M0 CCP2M0 ABDEN PDC0(2) PSSBD0(2) CVR0 CM0 TMR3ON Bit 0 0000 0000 xxxx xxxx 1111 1111 0100 q000 0-00 0101 --- ---0 0q-1 11q0 xxxx xxxx xxxx xxxx 0000 0000 0000 0000 1111 1111 -000 0000 xxxx xxxx 0000 0000

0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx --00 0000 --00 0qqq 0-00 0000 xxxx xxxx xxxx xxxx 0000 0000 xxxx xxxx xxxx xxxx --00 0000 01-0 0-00 0000 0000 0000 0000 0000 0000 0000 0111 xxxx xxxx xxxx xxxx 0000 0000 Value on POR, BOR 50, 125 50, 125 50, 123 30, 50 50, 243 50, 259 42, 48, 102 50, 131 50, 131 50, 127 50, 134 50, 134 50, 133 50, 169, 170 50, 170 50, 162, 171 50, 163, 172 50, 173 51, 232 51, 232 51, 223 51, 224 51, 225 51, 140 51, 140 51, 139, 147 51, 140 51, 140 51, 139 51, 204 51, 156 51, 157

51, 239 51, 233 51, 137 51, 137 51, 135 Details on page: Legend: x = unknown, u = unchanged, = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, it is disabled and reads as 0 . See Section 4.4 Brown-out Reset (BOR) . 2: These registers and/or bits are not implemented on 28-pin devices and are read a s 0 . Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as - . 3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as 0 . See Section 2.6.4 PLL in INTOSC Modes . 4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE configu ration bit = 0); otherwise, RE3 reads as 0 . This bit is read-only. 5: RA6/RA7 and their associated latch and direction bits are individually configure d as port pins based on various primary oscillator modes. When disabled, these bits read as 0 . 6: Bit 7 and bit 6 are cleared by user software or by a POR. DS39626B-page 64 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2525/2620/4525/4620) (CONTINUED) SPBRGH SPBRG RCREG TXREG TXSTA RCSTA EEADRH EEADR EEDATA EECON2 EECON1 IPR2 PIR2 PIE2 IPR1 PIR1 PIE1 OSCTUNE TRISE(2) TRISD(2) TRISC TRISB TRISA LATE(2) LATD(2) LATC LATB LATA PORTE PORTD(2) PORTC PORTB PORTA File Name EUSART Baud Rate Generator Register High Byte EUSART Baud Rate Generator Register Low Byte EUSART Receive Register EUSART Transmit Register CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D SPEN RX9 SREN CREN ADDEN FERR OERR RX9D EEPROM Addr Register High EEPROM Address Register EEPROM Data Register EEPROM Control Register 2 (not a physical register) EEPGD CFGS FREE WRERR WREN WR RD OSCFIP CMIP EEIP BCLIP HLVDIP TMR3IP CCP2IP OSCFIF CMIF EEIF BCLIF HLVDIF TMR3IF CCP2IF OSCFIE CMIE EEIE BCLIE HLVDIE TMR3IE CCP2IE PSPIP(2) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP PSPIF(2) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF PSPIE(2) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE INTSRC PLLEN(3) TUN4 TUN3 TUN2 TUN1 TUN0 IBF OBF IBOV PSPMODE TRISE2 TRISE1 TRISE0 PORTD Data Direction Control Register

PORTC Data Direction Control Register PORTB Data Direction Control Register TRISA7(5) TRISA6(5) Data Direction Control Register for PORTA PORTE Data Latch Register (Read and Write to Data Latch) PORTD Data Latch Register (Read and Write to Data Latch) PORTC Data Latch Register (Read and Write to Data Latch) PORTB Data Latch Register (Read and Write to Data Latch) LATA7(5) LATA6(5) PORTA Data Latch Register (Read and Write to Data Latch) RE3(4) RE2(2) RE1(2) RE0(2) RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0 RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 RA7(5) RA6(5) RA5 RA4 RA3 RA2 RA1 RA0 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0010 0000 000x ---- --00 0000 0000 0000 0000 0000 0000 xx-0 x000 11-1 1111 00-0 0000 00-0 0000 1111 1111 0000 0000 0000 0000 00-0 0000 0000 -111 1111 1111 1111 1111 1111 1111 1111 1111 ---- -xxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx ---- xxxx xxxx xxxx xxxx xxxx xxxx xxxx xx0x 0000 Value on POR, BOR 51, 206 51, 206 51, 213 51, 211 51, 202 51, 203 51, 83 51, 74, 83 51, 74, 83 51, 74, 83

51, 75, 84 52, 101 52, 97 52, 99 52, 100 52, 96 52, 98 27, 52 52, 118 52, 114 52, 111 52, 108 52, 105 52, 117 52, 114 52, 111 52, 108 52, 105 52, 117 52, 114 52, 111 52, 108 52, 105 Details on page: Legend: x = unknown, u = unchanged, = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, it is disabled and reads as 0 . See Section 4.4 Brown-out Reset (BOR) . 2: These registers and/or bits are not implemented on 28-pin devices and are read a s 0 . Reset values are shown for 40/44-pin devices; individual unimplemented bits should be interpreted as - . 3: The PLLEN bit is only available in specific oscillator configuration; otherwise, it is disabled and reads as 0 . See Section 2.6.4 PLL in INTOSC Modes . 4: The RE3 bit is only available when Master Clear Reset is disabled (MCLRE configu ration bit = 0); otherwise, RE3 reads as 0 . This bit is read-only. 5: RA6/RA7 and their associated latch and direction bits are individually configure d as port pins based on various primary oscillator modes. When disabled, these bits read as 0 . 6: Bit 7 and bit 6 are cleared by user software or by a POR. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 65

PIC18F2525/2620/4525/4620 5.3.5 STATUS REGISTER The Status register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction. If the Status register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the Status register is updated according to the instruction performed. Therefore, the result of an instruction with the Status register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining status bits unchanged ( 000u u1uu ). REGISTER 5-2: STATUS REGISTER U-0 U-0 U-0 It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the Status register, because these instructions do not affect the Z, C, DC, OV or N bits in the Status register. For other instructions that do not affect Status bits, see the instruction set summaries in Table 24-2 and Table 24-3. Note: The C and DC bits operate as the borrow and digit borrow bits, respectively, in subtraction. R/W-x R/W-x R/W-x R/W-x R/W-x N OV Z DC C bit 7 bit 0 bit 7-5 bit 4 bit 3 bit 2 bit 1 bit 0 Unimplemented: Read as 0 N: Negative bit This bit is used for signed arithmetic (2 s complement). It indicates whether the result was negative (ALU MSB = 1). 1 = Result was negative 0 = Result was positive OV: Overflow bit This bit is used for signed arithmetic (2 s complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7 of the result) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)

0 = No overflow occurred Z: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit Carry/borrow bit For ADDWF, ADDLW, SUBLWand SUBWF instructions: 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result Note: For borrow, the polarity is reversed. A subtraction is executed the 2 s complement of the second operand. For rotate (RRF, RLF) instructions, s loaded with either bit 4 or bit 3 of the source register. C: Carry/borrow bit For ADDWF, ADDLW, SUBLWand SUBWF instructions: 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note: For borrow, the polarity is reversed. A subtraction is executed the 2 s complement of the second operand. For rotate (RRF, RLF) instructions, s loaded with either the high or low-order bit of the source register. Legend: R = Readable bit -n = Value at POR W = Writable bit 1 = Bit is set U = Unimplemented bit, read as 0 0 = Bit is cleared x = Bit is unknown DS39626B-page 66 Preliminary . 2004 Microchip Technology Inc.

by adding this bit i

by adding this bit i

PIC18F2525/2620/4525/4620 5.4 Data Addressing Modes Note: The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 5.5 Data Memory and the Extended Instruction Set for more information. The data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled. The addressing modes are: Inherent Literal Direct Indirect An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST configuration bit = 1). Its operation is discussed in greater detail in Section 5.5.1 Indexed Addressing with Literal Offset . 5.4.1 INHERENT AND LITERAL ADDRESSING Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESETand DAW. Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address. 5.4.2 DIRECT ADDRESSING Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction. In the core PIC18 instruction instructions use some version addressing by default. All of some 8-bit literal address as set, bit-oriented and byteoriented of direct these instructions include their Least Significant

Byte. This address specifies either a one of the banks of data RAM (Section Purpose Register File ) or a location Bank (Section 5.3.2 Access Bank ) as source for the instruction.

register address in 5.3.3 General in the Access the data

The Access RAM bit a determines how the address is interpreted. When a is 1 , the contents of the BSR (Section 5.3.1 Bank Select Register (BSR) ) are used with the address to determine the complete 12-bit address of the register. When a is 0 , the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode. A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely. The destination of the operation s results is determined by the destination bit d . When d is 1 , the results are stored back in the source register, overwriting its original contents. When d is 0 , the results are stored in the W register. Instructions without the d argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register. 5.4.3 INDIRECT ADDRESSING Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory. The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5. EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING LFSR FSR0, 100h ; NEXT CLRF POSTINC0 ; Clear INDF ; register then

; inc pointer BTFSS FSR0H, 1 ; All done with ; Bank1? BRA NEXT ; NO, clear next CONTINUE ; YES, continue . 2004 Microchip Technology Inc. Preliminary DS39626B-page 67

PIC18F2525/2620/4525/4620 5.4.3.1 FSR Registers and the INDF Operand At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations. Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as virtual registers: they are mapped in the SFR space but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction s target. The INDF operand is just a convenient way of using the pointer. Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address. FIGURE 5-7: INDIRECT ADDRESSING 5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are virtual registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are: POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards PREINC: increments the FSR value by 1, then uses it in the operation PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation. In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly,

accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers. Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the Status register (e.g., Z, N, OV, etc.). FSR1H:FSR1L 07 Data Memory 000h 100h 200h 300h F00h E00h FFFh Bank 0 Bank 1 Bank 2 Bank 14 Bank 15 Bank 3 through Bank 13 ADDWF, INDF1, 1 07 Using an instruction with one of the indirect addressing registers as the operand.... ...uses the 12-bit address stored in the FSR pair associated with that register.... ...to determine the data memory location to be used in that operation. In this case, the FSR1 pair contains ECCh. This means the contents of location ECCh will be added to that of the W register and stored back in ECCh. xx xx 111011001100 DS39626B-page 68 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory. 5.4.3.3 Operations by FSRs on FSRs Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP. On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L. Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing. Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device. 5.5 Data Memory and the Extended Instruction Set Enabling the PIC18 extended instruction set (XINST configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space. What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank that is, most bit-oriented and byte-oriented instructions can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode. When using the extended instruction set, this addressing mode requires the following: The use of the Access Bank is forced ( a = 0); and The file address argument is less than or equal to 5Fh. Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an address pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation. 5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected. Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is 1 ), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled is shown in Figure 5-8. Those who desire to use bit-oriented or byte-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in Section 24.2.1 Extended Instruction Syntax . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 69

PIC18F2525/2620/4525/4620 FIGURE 5-8: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED) EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da ffff ffff) When a = 0 and f = 60h: The instruction executes in Direct Forced mode. f is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations 060h to 07Fh (Bank 0) and F80h to FFFh (Bank 15) of data memory. Locations below 60h are not available in this addressing mode. When a = 0 and f = 5Fh: The instruction executes in Indexed Literal Offset mode. f is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space. Note that in this mode, the correct syntax is now: ADDWF [k], d where k is the same as f . When a = 1 (all values of f): The instruction executes in Direct mode (also known as Direct Long mode). f is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space. 000h 060h 100h F00h F80h FFFh Valid range 00h 60h 80h FFh Data Memory Access RAM Bank 0

Bank 1 through Bank 14 Bank 15 SFRs 000h 080h 100h F00h F80h FFFh Data Memory Bank 0 Bank 1 through Bank 14 Bank 15 SFRs FSR2H FSR2L ffffffff001001da ffffffff 001001da 000h 080h 100h F00h F80h FFFh Data Memory Bank 0 Bank 1 through Bank 14 Bank 15 SFRs for f BSR 00000000 080h DS39626B-page 70 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 5.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET ADDRESSING MODE The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user defined window that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see Section 5.3.2 Access Bank ). An example of Access Bank remapping in this addressing mode is shown in Figure 5-9. Remapping of the Access Bank applies only to operations using the Indexed Literal Offset Addressing mode. Operations that use the BSR (Access RAM bit is 1 ) will continue to use direct addressing as before. 5.6 PIC18 Instruction Execution and the Extended Instruction Set Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in Section 24.2 Extended Instruction Set . FIGURE 5-9: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING MODE Data Memory 000h 100h 200h F80h F00h FFFh Bank 1 Bank 15 Bank 2 through Bank 14 SFRs 05Fh ADDWF f, d, a FSR2H:FSR2L = 120h Locations in the region from the FSR2 pointer (120h) to the pointer plus 05Fh (17Fh) are mapped to the bottom of the Access RAM (000h-05Fh).

Locations in Bank 0 from 060h to 07Fh are mapped, as usual, to the middle of the Access Bank. Special File Registers at F80h through FFFh are mapped to 80h through FFh, as usual. Bank 0 addresses below 5Fh can still be addressed by using the BSR. Access Bank 00h 80h FFh 7Fh Bank 0 SFRs Bank 1 Window Bank 0 Bank 0 Window Example Situation: 07Fh 120h 17Fh 5Fh Bank 1 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 71

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 72 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 6.0 FLASH PROGRAM MEMORY The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range. A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code. Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases. A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP. FIGURE 6-1: TABLE READ OPERATION 6.1 Table Reads and Table Writes In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM: Table Read (TBLRD) Table Write (TBLWT) The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT). Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM. Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 6.5 Writing to Flash Program Memory . Figure 6-2 shows the operation of a table write with program memory and data RAM. Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

Table Pointer(1) Table Latch (8-bit) Program Memory TABLAT Instruction: TBLRD* Note 1: Table Pointer register points to a byte in program memory. Program Memory (TBLPTR) TBLPTRH TBLPTRL TBLPTRU . 2004 Microchip Technology Inc. Preliminary DS39626B-page 73

PIC18F2525/2620/4525/4620 FIGURE 6-2: TABLE WRITE OPERATION Table Pointer(1) Table Latch (8-bit) TABLAT Program Memory (TBLPTR) Instruction: TBLWT* Note 1: Table Pointer actually points to one of 64 holding registers, the addres s of which is determined by TBLPTRL<5:0>. The process for physically writing data to the program memory arra y is discussed in Section 6.5 Writing to Flash Program Memory . Holding Registers Program Memory TBLPTRH TBLPTRL TBLPTRU 6.2 Control Registers Several control registers are used in conjunction with the TBLRD and TBLWTinstructions. These include the: EECON1 register EECON2 register TABLAT register TBLPTR registers 6.2.1 EECON1 AND EECON2 REGISTERS The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all 0 s. The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory. The CFGS control bit determines if the access will be to the configuration/calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on configuration registers regardless of EEPGD (see Section 23.0 Special Features of the CPU ). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled. The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete. Note:

During normal operation, the WRERR may read as 1 . This can indicate that a write operation was prematurely terminated by a Reset, or a write operation was attempted improperly. The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation. Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software. DS39626B-page 74 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 6-1: EECON1: DATA EEPROM CONTROL REGISTER 1 R/W-x R/W-x U-0 R/W-0 R/W-x R/W-0 R/S-0 R/S-0 bit 7 bit 0 bit 7 EEPGD: Flash Program or Data EEPROM Memory Select bit 1= Access Flash program memory 0= Access data EEPROM memory bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit 1= Access Configuration registers 0= Access Flash program or data EEPROM memory bit 5 Unimplemented: Read as 0 bit 4 FREE: Flash Row Erase Enable bit 1= Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0= Perform write only bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit 1= A write operation is prematurely terminated (any Reset during self-timed prog ramming in normal operation, or an improper write attempt) 0= The write operation completed Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition. bit 2 WREN: Flash Program/Data EEPROM Write Enable bit 1= Allows write cycles to Flash program/data EEPROM 0= Inhibits write cycles to Flash program/data EEPROM bit 1 WR: Write Control bit 1= Initiates a data EEPROM erase/write cycle or a program memory erase/write cyc le. (The operation is self-timed and the bit is cleared by hardware once write is co mplete. The WR bit can only be set (not cleared) in software.) 0= Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1= Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. Th e RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CF GS = 1.) 0= Does not initiate an EEPROM read Legend: R = Readable bit W = Writable bit S = Bit can be set by software, but not cleared U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown EEPGD CFGS FREE WRERR WREN WR RD

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 75

PIC18F2525/2620/4525/4620 6.2.2 TABLAT TABLE LATCH REGISTER 6.2.4 TABLE POINTER BOUNDARIES The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM. 6.2.3 TBLPTR TABLE POINTER REGISTER The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the configuration bits. The Table Pointer register, TBLPTR, is used by TBLRDand TBLWTinstructions. These instructions update the TBLPTR in one of four ways based on table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only the low-order 21 bits. the can the affect

TBLPTR is used in reads, writes and erases of the Flash program memory. When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT. When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 64 bytes is written to. For more detail, see Section 6.5 Writing to Flash Program Memory . When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored. Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations. TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS Example Operation on Table Pointer TBLRD* TBLWT* TBLPTR is not modified

TBLRD*+ TBLWT*+ TBLPTR is incremented after the read/write TBLRD*TBLWT* TBLPTR is decremented after the read/write TBLRD+* TBLWT+* TBLPTR is incremented before the read/write FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION 21 16 15 8 7 0 TABLE ERASE/WRITE TABLE WRITE TABLE READ TBLPTR<21:0> TBLPTRL TBLPTRH TBLPTRU TBLPTR<5:0> TBLPTR<21:6> DS39626B-page 76 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 6.3 Reading the Flash Program TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into Memory TABLAT. In addition, TBLPTR can be modified The TBLRD instruction is used to retrieve data from automatically for the next t able read operation. program memory and places it into data RAM. Table The internal program memory is typically organized by reads from program memory are performed one byte at words. The Least Significant bit of the address selects a time. between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT. FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY (Even Byte Address) Program Memory (Odd Byte Address) TBLRD TABLAT TBLPTR = xxxxx1 FETCHInstruction Register (IR) Read Register TBLPTR = xxxxx0 EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF CODE_ADDR_UPPER ; Load TBLPTR with the base TBLPTRU ; address of the word CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL

READ_WORD TBLRD*+ ; read into TABLAT and increment MOVF TABLAT, W ; get data MOVWF WORD_EVEN TBLRD*+ ; read into TABLAT and increment MOVF TABLAT, W ; get data MOVWF WORD_ODD . 2004 Microchip Technology Inc. Preliminary DS39626B-page 77

PIC18F2525/2620/4525/4620 6.4 Erasing Flash Program Memory The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported. When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored. The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation. For protection, the write initiate sequence for EECON2 must be used. A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. 6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE The sequence of events for erasing a block of internal program memory location is: 1. Load Table Pointer register with address of row being erased. 2. Set the EECON1 register for the erase operation: set EEPGD bit to point to program memory; clear the CFGS bit to access program memory; set WREN bit to enable writes; set FREE bit to enable the erase. 3. Disable interrupts. 4. Write 55h to EECON2. 5. Write 0AAh to EECON2. 6. Set the WR bit. This will begin the row erase cycle. 7. The CPU will stall for duration of the erase (about 2 ms using internal timer). 8. Re-enable interrupts. EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF

CODE_ADDR_UPPER ; load TBLPTR with the base TBLPTRU ; address of the memory block CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL

ERASE_ROW BSF EECON1, BCF EECON1, BSF EECON1, BSF EECON1, BCF INTCON, Required MOVLW 55h

EEPGD ; point CFGS ; access WREN ; enable FREE ; enable GIE ; disable

to Flash program memory Flash program memory write to memory Row Erase operation interrupts

Sequence MOVWF EECON2 ; write 55h MOVLW 0AAh MOVWF EECON2 ; write 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts DS39626B-page 78 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 6.5 Writing to Flash Program Memory The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported. Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming. Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer. The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device. Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a 0 to a 1 . When modifying individual bytes, it is not necessary to load all 64 holding registers before executing a write operation. FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY TABLAT TBLPTR = xxxx3F TBLPTR = xxxxx1 TBLPTR = xxxxx0 Write Register TBLPTR = xxxxx2 Program Memory Holding Register Holding Register Holding Register Holding Register 8 8 8 8 6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE The sequence of events for programming an internal program memory location should be:

1. Read 64 bytes into RAM. 2. Update data values in RAM as necessary. 3. Load Table Pointer register with address being erased. 4. Execute the row erase procedure. 5. Load Table Pointer register with address of first byte being written. 6. Write the 64 bytes into the holding registers with auto-increment. 7. Set the EECON1 register for the write operation: set EEPGD bit to point to program memory; clear the CFGS bit to access program memory; set WREN to enable byte writes. 8. Disable interrupts. 9. Write 55h to EECON2. 10. Write 0AAh to EECON2. 11. Set the WR bit. This will begin the write cycle. 12. The CPU will stall for duration of the write (about 2 ms using internal timer). 13. Re-enable interrupts. 14. Verify the memory (table read). This procedure will require about 6 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3. Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 79

PIC18F2525/2620/4525/4620 EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF D'64 ; number of bytes in erase block COUNTER BUFFER_ADDR_HIGH ; point to buffer FSR0H BUFFER_ADDR_LOW FSR0L CODE_ADDR_UPPER ; Load TBLPTR with the base TBLPTRU ; address of the memory block CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL

READ_BLOCK TBLRD*+ ; read MOVF TABLAT, W MOVWF POSTINC0 DECFSZ COUNTER BRA READ_BLOCK

into TABLAT, and inc ; get data ; store data ; done? ; repeat

MODIFY_WORD MOVLW DATA_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVLW DATA_ADDR_LOW MOVWF FSR0L MOVLW NEW_DATA_LOW ; update buffer word MOVWF POSTINC0 MOVLW NEW_DATA_HIGH MOVWF INDF0 ERASE_BLOCK MOVLW CODE_ADDR_UPPER ; load TBLPTR with the base MOVWF TBLPTRU ; address of the memory block MOVLW CODE_ADDR_HIGH MOVWF TBLPTRH MOVLW CODE_ADDR_LOW MOVWF TBLPTRL BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BSF EECON1, FREE ; enable Row Erase operation BCF INTCON, GIE ; disable interrupts MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh

MOVWF EECON2 ; write 0AAh BSF EECON1, WR ; start erase (CPU stall) BSF INTCON, GIE ; re-enable interrupts TBLRD*-; dummy read decrement MOVLW BUFFER_ADDR_HIGH ; point to buffer MOVWF FSR0H MOVLW BUFFER_ADDR_LOW MOVWF FSR0L WRITE_BUFFER_BACK MOVLW D 64 ; number of bytes in holding register MOVWF COUNTER WRITE_BYTE_TO_HREGS MOVFF POSTINC0, WREG ; get low byte of buffer data MOVWF TABLAT ; present data to table latch TBLWT+* ; write data, perform a short write ; to internal TBLWT holding register. DECFSZ COUNTER ; loop until buffers are full BRA WRITE_WORD_TO_HREGS DS39626B-page 80 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED) PROGRAM_MEMORY BSF EECON1, EEPGD ; point to Flash program memory BCF EECON1, CFGS ; access Flash program memory BSF EECON1, WREN ; enable write to memory BCF INTCON, GIE ; disable interrupts MOVLW 55h Required MOVWF EECON2 ; write 55h Sequence MOVLW 0AAh MOVWF EECON2 ; write 0AAh BSF EECON1, WR ; start program (CPU stall) BSF INTCON, GIE ; re-enable interrupts BCF EECON1, WREN ; disable write to memory 6.5.2 WRITE VERIFY Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit. 6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed. 6.5.4 PROTECTION AGAINST SPURIOUS WRITES To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See Section 23.0 Special Features of the CPU for more detail. 6.6 Flash Program Operation During Code Protection See Section 23.5 Program Verification and Code Protection for details on code protection of Flash program memory. TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page

TBLPTRU bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>) 49 TBPLTRH Program Memory Table Pointer High Byte (TBLPTR<15:8>) 49 TBLPTRL Program Memory Table Pointer Low Byte (TBLPTR<7:0>) 49 TABLAT Program Memory Table Latch 49 INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 EECON2 EEPROM Control Register 2 (not a physical register) 51 EECON1 EEPGD CFGS FREE WRERR WREN WR RD 51 IPR2 OSCFIP CMIP EEIP BCLIP HLVDIP TMR3IP CCP2IP 52 PIR2 OSCFIF CMIF EEIF BCLIF HLVDIF TMR3IF CCP2IF 52 PIE2 OSCFIE CMIE EEIE BCLIE HLVDIE TMR3IE CCP2IE 52 Legend: access. = unimplemented, read as 0 . Shaded cells are not used during Flash/EEPROM

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 81

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 82 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 7.0 DATA EEPROM MEMORY The EECON1 register (Register 7-1) is the control The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range. Five SFRs are used to read and write to the data EEPROM as well as the program memory. They are: EECON1 EECON2 EEDATA EEADR EEADRH The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADRH:EEADR register pair holds the address of the EEPROM location being accessed. The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature as well as from chip to chip. Please refer to parameter D122 (Table 26-1 in Section 26.0 Electrical Characteristics ) for exact limits. 7.1 EEADR and EEADRH Registers The EEADRH:EEADR register pair is used to address the data EEPROM for read and write operations. EEADRH holds the two MSbits of the address; the upper 6 bits are ignored. The 10-bit range of the pair can address a memory range of 1024 bytes (00h to 3FFh). 7.2 EECON1 and EECON2 Registers Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM. register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit CFGS determines if the access will be to the configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory. The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared when the internal programming timer expires and the write operation is complete. Note: During normal operation, the WRERR is read as 1 . This can indicate that a write operation was prematurely terminated by a Reset, or a write operation was attempted improperly. The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation. Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software. Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation. The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See Section 6.1 Table Reads and Table Writes regarding table reads. The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all 0 s. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 83

PIC18F2525/2620/4525/4620 REGISTER 7-1: EECON1: DATA EEPROM CONTROL REGISTER 1 R/W-x R/W-x U-0 R/W-0 R/W-x R/W-0 R/S-0 R/S-0 bit 7 bit 0 bit 7 EEPGD: Flash Program or Data EEPROM Memory Select bit 1 = Access Flash program memory 0 = Access data EEPROM memory bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access configuration registers 0 = Access Flash program or data EEPROM memory bit 5 Unimplemented: Read as 0 bit 4 FREE: Flash Row Erase Enable bit 1= Erase the program memory row addressed by TBLPTR on the next WR command (clea red by completion of erase operation) 0= Perform write only bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit 1= A write operation is prematurely terminated (any Reset during self-timed prog ramming in normal operation, or an improper write attempt) 0= The write operation completed Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition. bit 2 WREN: Flash Program/Data EEPROM Write Enable bit 1= Allows write cycles to Flash program/data EEPROM 0= Inhibits write cycles to Flash program/data EEPROM bit 1 WR: Write Control bit 1= Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is co mplete. The WR bit can only be set (not cleared) in software.) 0= Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1= Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (no t cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.) 0= Does not initiate an EEPROM read Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown EEPGD CFGS FREE WRERR WREN WR RD

DS39626B-page 84 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 7.3 Reading the Data EEPROM Additionally, the WREN bit in EECON1 must be set to Memory To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation). The basic process is shown in Example 7-1. 7.4 Writing to the Data EEPROM Memory To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle. The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment. EXAMPLE 7-1: DATA EEPROM READ MOVLW DATA_EE_ADDRH ; MOVWF EEADRH ; Upper bits of Data Memory Address to read MOVLW DATA_EE_ADDR ; MOVWF EEADR ; Lower bits of Data Memory Address to read BCF EECON1, EEPGD ; Point to DATA memory BCF EECON1, CFGS ; Access EEPROM BSF EECON1, RD ; EEPROM Read MOVF EEDATA, W ; W = EEDATA EXAMPLE 7-2: DATA EEPROM WRITE MOVLW DATA_EE_ADDRH ; MOVWF EEADRH ; Upper bits of Data Memory Address to write MOVLW DATA_EE_ADDR ; MOVWF EEADR ; Lower bits of Data Memory Address to write MOVLW DATA_EE_DATA ; MOVWF EEDATA ; Data Memory Value to write BCF EECON1, EPGD ; Point to DATA memory BCF EECON1, CFGS ; Access EEPROM BSF EECON1, WREN ; Enable writes BCF INTCON, GIE ; Disable Interrupts MOVLW 55h ; Required MOVWF EECON2 ; Write 55h Sequence MOVLW 0AAh ; MOVWF EECON2 ; Write 0AAh

BSF EECON1, BSF INTCON, ; User code BCF EECON1,

WR ; Set WR bit to begin write GIE ; Enable Interrupts execution WREN ; Disable writes on write complete (EEIF set)

enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction. At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit, EEIF, is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software. 7.5 Write Verify Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 85

PIC18F2525/2620/4525/4620 7.6 Operation During Code-Protect 7.8 Using the Data EEPROM Data EEPROM memory has its own code-protect bits in configuration words. External read and write operations are disabled if code protection is enabled. The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect configuration bit. Refer to Section 23.0 Special Features of the CPU for additional information. 7.7 Protection Against Spurious Write There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33). The write initiate sequence and the WREN bit together help prevent an accidental write during Brown-out Reset, power glitch or software malfunction. The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory. A simple data EEPROM refresh routine is shown in Example 7-3. Note: If data EEPROM is only used to store constants and/or data that changes often, an array refresh is likely not required. See specification D124. EXAMPLE 7-3: DATA EEPROM REFRESH ROUTINE CLRF EEADR ; Start at address 0 CLRF EEADRH ; BCF EECON1, CFGS ; Set for memory BCF EECON1, EEPGD ; Set for Data EEPROM BCF INTCON, GIE ; Disable interrupts BSF EECON1, WREN ; Enable writes Loop ; Loop to refresh array BSF EECON1, RD ; Read current address MOVLW 55h ; MOVWF EECON2 ; Write 55h

MOVLW 0AAh ; MOVWF EECON2 ; Write 0AAh BSF EECON1, WR ; Set WR bit to begin write BTFSC EECON1, WR ; Wait for write to complete BRA $-2 INCFSZ EEADR, F ; Increment address BRA LOOP ; Not zero, do it again INCFSZ EEADRH, F ; Increment the high address BRA LOOP ; Not zero, do it again BCF EECON1, WREN ; Disable writes BSF INTCON, GIE ; Enable interrupts DS39626B-page 86 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 EEADRH EEPROM Address Register High Byte 51 EEADR EEPROM Address Register 51 EEDATA EEPROM Data Register 51 EECON2 EEPROM Control Register 2 (not a physical register) 51 EECON1 EEPGD CFGS FREE WRERR WREN WR RD 51 IPR2 OSCFIP CMIP(1) EEIP BCLIP HLVDIP TMR3IP CCP2IP(1) 52 PIR2 OSCFIF CMIF(1) EEIF BCLIF HLVDIF TMR3IF CCP2IF(1) 52 PIE2 OSCFIE CMIE(1) EEIE BCLIE HLVDIE TMR3IE CCP2IE(1) 52 Legend: = unimplemented, read as 0 . Shaded cells are not used during Flash/EEPROM access. Note 1: These bits are available in 40/44-pin devices and reserved in 28-pin dev ices. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 87

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 88 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 8.0 8 x 8 HARDWARE MULTIPLIER 8.1 Introduction All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier s operation does not affect any flags in the Status register. Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1. 8.2 Operation Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register. Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument s Most Significant bit (MSb) is tested and the appropriate subtractions are done. EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE MOVF MULWF ARG1, W ARG2 ; ; ARG1 * ARG2 -> ; PRODH:PRODL EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE MOVF MULWF BTFSC SUBWF MOVF BTFSC SUBWF ARG1, W ARG2 ARG2, SB PRODH, F ARG2, W ARG1, SB PRODH, F ; ARG1 * ARG2 ->

; ; ; ; ; ; ;

PRODH:PRODL Test Sign Bit PRODH = PRODH - ARG1 Test Sign Bit PRODH = PRODH - ARG2

TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS Routine Multiply Method Program Memory (Words) Cycles (Max) Time @ 40 MHz @ 10 MHz @ 4 MHz 8 x 8 unsigned Without hardware multiply 13 69 6.9 s 27.6 s 69 s Hardware multiply 1 1 100 ns 400 ns 1 s 8 x 8 signed Without hardware multiply 33 91 9.1 s 36.4 s 91 s Hardware multiply 6 6 600 ns 2.4 s 6 s 16 x 16 unsigned Without hardware multiply 21 242 24.2 s 96.8 s 242 s Hardware multiply 28 28 2.8 s 11.2 s 28 s 16 x 16 signed Without hardware multiply 52 254 25.4 s 102.6 s 254 s Hardware multiply 35 40 4.0 s 16.0 s 40 s . 2004 Microchip Technology Inc. Preliminary DS39626B-page 89

PIC18F2525/2620/4525/4620 Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0). EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM RES3:RES0 = ARG1H:ARG1L ARG2H:ARG2L = (ARG1H ARG2H 216) + (ARG1H ARG2L 28) + (ARG1L ARG2H 28) + (ARG1L ARG2L) EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE MOVF ARG1L, W MULWF ARG2L ; ARG1L * ARG2L-> ; PRODH:PRODL MOVFF PRODH, RES1 ; MOVFF PRODL, RES0 ; ; MOVF ARG1H, W MULWF ARG2H ; ARG1H * ARG2H-> ; PRODH:PRODL MOVFF PRODH, RES3 ; MOVFF PRODL, RES2 ; ; MOVF ARG1L, W MULWF ARG2H ; ARG1L * ARG2H-> ; PRODH:PRODL MOVF PRODL, W ; ADDWF RES1, F ; Add cross MOVF PRODH, W ; products ADDWFC RES2, F ; CLRF WREG ; ADDWFC RES3, F ; ; MOVF ARG1H, W ; MULWF ARG2L ; ARG1H * ARG2L->

; PRODH:PRODL MOVF PRODL, W ; ADDWF RES1, F ; Add cross MOVF PRODH, W ; products ADDWFC RES2, F ; CLRF WREG ; ADDWFC RES3, F ; Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done. EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM RES3:RES0 = ARG1H:ARG1L = (ARG1H (ARG1H (ARG1L (ARG1L (-1 (-1 ARG2H ARG2L ARG2H ARG2L) + ARG1H:ARG1L ARG2H:ARG2L 216) + 216) 216) + 28) + 28) + ARG2H:ARG2L

ARG2H<7> ARG1H<7>

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE MOVF ARG1L, W MULWF ARG2L ; ARG1L * ARG2L -> ; PRODH:PRODL MOVFF PRODH, RES1 ; MOVFF PRODL, RES0 ; ; MOVF ARG1H, W MULWF ARG2H ; ARG1H * ARG2H -> ; PRODH:PRODL MOVFF PRODH, RES3 ; MOVFF PRODL, RES2 ; ; MOVF ARG1L, W

MULWF ARG2H ; ARG1L * ARG2H -> ; PRODH:PRODL MOVF PRODL, W ; ADDWF RES1, F ; Add cross MOVF PRODH, W ; products ADDWFC RES2, F ; CLRF WREG ; ADDWFC RES3, F ; ; MOVF ARG1H, W ; MULWF ARG2L ; ARG1H * ARG2L -> ; PRODH:PRODL MOVF PRODL, W ; ADDWF RES1, F ; Add cross MOVF PRODH, W ; products ADDWFC RES2, F ; CLRF WREG ; ADDWFC RES3, F ; ; BTFSS ARG2H, 7 ; ARG2H:ARG2L neg? BRA SIGN_ARG1 ; no, check ARG1 MOVF ARG1L, W ; SUBWF RES2 ; MOVF ARG1H, W ; SUBWFB RES3 ; SIGN_ARG1 BTFSS ARG1H, 7 ; ARG1H:ARG1L neg? BRA CONT_CODE ; no, done MOVF ARG2L, W ; SUBWF RES2 ; MOVF ARG2H, W ; SUBWFB RES3 ; CONT_CODE : DS39626B-page 90 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 9.0 INTERRUPTS When the IPEN bit is cleared (default state), the The PIC18F2525/2620/4525/4620 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress. There are ten registers which are used to control interrupt operation. These registers are: RCON INTCON INTCON2 INTCON3 PIR1, PIR2 PIE1, PIE2 IPR1, IPR2 It is recommended that the Microchip header files supplied with MPLAB IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register. In general, interrupt sources have three bits to control their operation. They are: Flag bit to indicate that an interrupt event occurred Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set Priority bit to select high priority or low priority The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be

disabled through their corresponding enable bits. interrupt priority feature is disabled and interrupts are compatible with PICmicro mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode. When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress. The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts. The return from interrupt instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts. For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit. Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while any interrupt is enabled. Doing so may cause erratic microcontroller behavior. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 91

PIC18F2525/2620/4525/4620 FIGURE 9-1: PIC18 INTERRUPT LOGIC TMR0IE GIEH/GIE GIEL/PEIE Wake-up if in Interrupt to CPU Vector to Location 0008h INT2IF INT2IE INT2IP INT1IF INT1IE INT1IP TMR0IF TMR0IE TMR0IP RBIF RBIE RBIP IPEN TMR0IF TMR0IP INT1IF INT1IE INT1IP INT2IF INT2IE INT2IP RBIF RBIE RBIP INT0IF INT0IE GIEL/PEIE Interrupt to CPU Vector to Location IPEN IPEN 0018h SSPIF SSPIE SSPIP SSPIF SSPIE SSPIP ADIF ADIE ADIP RCIF RCIE RCIP Additional Peripheral Interrupts ADIF ADIE

ADIP High Priority Interrupt Generation Low Priority Interrupt Generation RCIF RCIE RCIP Additional Peripheral Interrupts Idle or Sleep modes GIEH/GIE DS39626B-page 92 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 9.1 INTCON Registers The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits. Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling. REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-x bit 7 bit 0 bit 7 GIE/GIEH: Global Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1: 1 = Enables all high priority interrupts 0 = Disables all interrupts bit 6 PEIE/GIEL: Peripheral Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt bit 4 INT0IE: INT0 External Interrupt Enable bit 1 = Enables the INT0 external interrupt 0 = Disables the INT0 external interrupt bit 3 RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow bit 1 INT0IF: INT0 External Interrupt Flag bit 1 = The INT0 external interrupt occurred (must be cleared in software) 0= The INT0 external interrupt did not occur bit 0 RBIF: RB Port Change Interrupt Flag bit 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0= None of the RB7:RB4 pins have changed state Note: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0

-n = Value at POR 1

= Bit is set 0

= Bit is cleared x = Bit is unknown

TMR0IE INT0IE RBIE TMR0IF INT0IF RBIFGIE/GIEH PEIE/GIEL . 2004 Microchip Technology Inc. Preliminary DS39626B-page 93

PIC18F2525/2620/4525/4620 REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2 R/W-1 R/W-1 R/W-1 R/W-1 U-0 R/W-1 U-0 R/W-1 bit 7 bit 0 bit 7 RBPU: PORTB Pull-up Enable bit 1= All PORTB pull-ups are disabled 0= PORTB pull-ups are enabled by individual port latch values bit 6 INTEDG0: External Interrupt 0 Edge Select bit 1= Interrupt on rising edge 0= Interrupt on falling edge bit 5 INTEDG1: External Interrupt 1 Edge Select bit 1= Interrupt on rising edge 0= Interrupt on falling edge bit 4 INTEDG2: External Interrupt 2 Edge Select bit 1= Interrupt on rising edge 0= Interrupt on falling edge bit 3 Unimplemented: Read as 0 bit 2 TMR0IP: TMR0 Overflow Interrupt Priority bit 1= High priority 0= Low priority bit 1 Unimplemented: Read as 0 bit 0 RBIP: RB Port Change Interrupt Priority bit 1= High priority 0= Low priority Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown RBPU INTEDG0 INTEDG1 INTEDG2 TMR0IP RBIP Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of th e state of its corresponding enable bit or the global interrupt enable bit. User softwar e should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling. DS39626B-page 94 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3 R/W-1 R/W-1 U-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 INT2IP: INT2 External Interrupt Priority bit 1 = High priority 0 = Low priority bit 6 INT1IP: INT1 External Interrupt Priority bit 1 = High priority 0 = Low priority bit 5 Unimplemented: Read as 0 bit 4 INT2IE: INT2 External Interrupt Enable bit 1 = Enables the INT2 external interrupt 0 = Disables the INT2 external interrupt bit 3 INT1IE: INT1 External Interrupt Enable bit 1 = Enables the INT1 external interrupt 0 = Disables the INT1 external interrupt bit 2 Unimplemented: Read as 0 bit 1 INT2IF: INT2 External Interrupt Flag bit 1= The INT2 external interrupt occurred (must be cleared in software) 0 = The INT2 external interrupt did not occur bit 0 INT1IF: INT1 External Interrupt Flag bit 1 = The INT1 external interrupt occurred (must be cleared in software) 0 = The INT1 external interrupt did not occur Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown INT2IP INT1IP INT2IE INT1IE INT2IF INT1IF

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of th e state of its corresponding enable bit or the global interrupt enable bit. User softwar e should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 95

PIC18F2525/2620/4525/4620 9.2 PIR Registers The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1 and PIR2). Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt. REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 R/W-0 R/W-0 R-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit(1) 1= A read or a write operation has taken place (must be cleared in software) 0= No read or write has occurred Note 1: This bit is unimplemented on 28-pin devices and will read as 0 . bit 6 ADIF: A/D Converter Interrupt Flag bit 1= An A/D conversion completed (must be cleared in software) 0= The A/D conversion is not complete bit 5 RCIF: EUSART Receive Interrupt Flag bit 1= The EUSART receive buffer, RCREG, is full (cleared when RCREG is read) 0= The EUSART receive buffer is empty bit 4 TXIF: EUSART Transmit Interrupt Flag bit 1= The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0= The EUSART transmit buffer is full bit 3 SSPIF: Master Synchronous Serial Port Interrupt Flag bit 1= The transmission/reception is complete (must be cleared in software) 0= Waiting to transmit/receive bit 2 CCP1IF: CCP1 Interrupt Flag bit Capture mode: 1= A TMR1 register capture occurred (must be cleared in software) 0= No TMR1 register capture occurred Compare mode: 1= A TMR1 register compare match occurred (must be cleared in software) 0= No TMR1 register compare match occurred PWM mode: Unused in this mode. bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflowed (must be cleared in software) 0 = TMR1 register did not overflow Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF DS39626B-page 96 Preliminary .

2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 OSCFIF: Oscillator Fail Interrupt Flag bit 1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software) 0 = Device clock operating bit 6 CMIF: Comparator Interrupt Flag bit 1 = Comparator input has changed (must be cleared in software) 0 = Comparator input has not changed bit 5 Unimplemented: Read as 0 bit 4 EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit 1 = The write operation is complete (must be cleared in software) 0 = The write operation is not complete or has not been started bit 3 BCLIF: Bus Collision Interrupt Flag bit 1 = A bus collision occurred (must be cleared in software) 0 = No bus collision occurred bit 2 HLVDIF: High/Low-Voltage Detect Interrupt Flag bit 1 = A High/Low-Voltage condition occurred; direction determined by VDIRMAG bit (HLVDCON<7>) 0 = A High/Low-Voltage condition has not occurred bit 1 TMR3IF: TMR3 Overflow Interrupt Flag bit 1 = TMR3 register overflowed (must be cleared in software) 0 = TMR3 register did not overflow bit 0 CCP2IF: CCPx Interrupt Flag bit Capture mode: 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare mode: 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM mode: Unused in this mode. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown OSCFIF CMIF EEIF BCLIF HLVDIF TMR3IF CCP2IF

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 97

PIC18F2525/2620/4525/4620 9.3 PIE Registers The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1 and PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts. REGISTER 9-6: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE bit 7 bit 0 bit 7 PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit(1) 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt Note 1: This bit is unimplemented on 28-pin devices and will read as bit 6 ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D interrupt 0 = Disables the A/D interrupt bit 5 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt bit 4 TXIE: EUSART Transmit Interrupt Enable bit 1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt bit 3 SSPIE: Master Synchronous Serial Port Interrupt Enable bit 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt bit 2 CCP1IE: CCP1 Interrupt Enable bit 1 = Enables the CCP1 interrupt 0 = Disables the CCP1 interrupt bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown DS39626B-page 98 Preliminary . 2004 Microchip Technology Inc.

0 .

PIC18F2525/2620/4525/4620 REGISTER 9-7: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 OSCFIE: Oscillator Fail Interrupt Enable bit 1= Enabled 0 =Disabled bit 6 CMIE: Comparator Interrupt Enable bit 1= Enabled 0 =Disabled bit 5 Unimplemented: Read as 0 bit 4 EEIE: Data EEPROM/Flash Write Operation Interrupt Enable bit 1= Enabled 0 =Disabled bit 3 BCLIE: Bus Collision Interrupt Enable bit 1= Enabled 0 =Disabled bit 2 HLVDIE: High/Low-Voltage Detect Interrupt Enable bit 1= Enabled 0 =Disabled bit 1 TMR3IE: TMR3 Overflow Interrupt Enable bit 1= Enabled 0 =Disabled bit 0 CCP2IE: CCP2 Interrupt Enable bit 1= Enabled 0 =Disabled Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown OSCFIE CMIE EEIE BCLIE HLVDIE TMR3IE CCP2IE

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 99

PIC18F2525/2620/4525/4620 9.4 IPR Registers The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1 and IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set. REGISTER 9-8: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP bit 7 bit 0 bit 7 PSPIP: Parallel Slave Port Read/Write Interrupt Priority bit(1) 1 =High priority 0= Low priority Note 1: This bit is unimplemented on 28-pin devices and will read as 0 . bit 6 ADIP: A/D Converter Interrupt Priority bit 1 =High priority 0= Low priority bit 5 RCIP: EUSART Receive Interrupt Priority bit 1 =High priority 0= Low priority bit 4 TXIP: EUSART Transmit Interrupt Priority bit 1 =High priority 0= Low priority bit 3 SSPIP: Master Synchronous Serial Port Interrupt Priority bit 1 =High priority 0= Low priority bit 2 CCP1IP: CCP1 Interrupt Priority bit 1 =High priority 0= Low priority bit 1 TMR2IP: TMR2 to PR2 Match Interrupt Priority bit 1 =High priority 0= Low priority bit 0 TMR1IP: TMR1 Overflow Interrupt Priority bit 1 =High priority 0= Low priority Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown DS39626B-page 100 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 9-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2 R/W-1 R/W-1 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 bit 7 bit 0 bit 7 OSCFIP: Oscillator Fail Interrupt Priority bit 1 =High priority 0= Low priority bit 6 CMIP: Comparator Interrupt Priority bit 1 =High priority 0= Low priority bit 5 Unimplemented: Read as 0 bit 4 EEIP: Data EEPROM/Flash Write Operation Interrupt Priority bit 1 =High priority 0= Low priority bit 3 BCLIP: Bus Collision Interrupt Priority bit 1 =High priority 0= Low priority bit 2 HLVDIP: High/Low-Voltage Detect Interrupt Priority bit 1 =High priority 0= Low priority bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit 1 =High priority 0= Low priority bit 0 CCP2IP: CCP2 Interrupt Priority bit 1 =High priority 0= Low priority Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown OSCFIP CMIP EEIP BCLIP HLVDIP TMR3IP CCP2IP

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 101

PIC18F2525/2620/4525/4620 9.5 RCON Register The operation of the SBOREN bit and the Reset flag bits is discussed in more detail in Section 4.1 RCON The RCON register contains flag bits which are used to Register . determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities. REGISTER 9-10: RCON: RESET CONTROL REGISTER R/W-0 R/W-1(1) U-0 R/W-1 R-1 R-1 R/W-0(1) R/W-0 IPEN SBOREN RI TO PD POR BOR

bit 7 bit 0 bit 7 IPEN: Interrupt Priority Enable bit 1 = Enable priority levels on interrupts 0 = Disable priority levels on interrupts (PIC16XXX Compatibility mode) bit 6 SBOREN: Software BOR Enable bit(1) For details of bit operation, see Register 4-1. Note 1: Actual Reset values are determined by device configuration and the natur e of the device Reset. See Register 4-1 for additional information. bit 5 Unimplemented: Read as 0 bit 4 RI: RESET Instruction Flag bit For details of bit operation, see Register 4-1. bit 3 TO: Watchdog Time-out Flag bit For details of bit operation, see Register 4-1. bit 2 PD: Power-down Detection Flag bit For details of bit operation, see Register 4-1. bit 1 POR: Power-on Reset Status bit For details of bit operation, see Register 4-1. bit 0 BOR: Brown-out Reset Status bit For details of bit operation, see Register 4-1. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown DS39626B-page 102 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 9.6 INTn Pin Interrupts 9.7 TMR0 Interrupt External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wakeup the processor from Idle or Sleep modes if bit INTxE was set prior to going into those modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up. Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source. In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh . 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh . 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 Timer0 Module for further details on the Timer0 module. 9.8 PORTB Interrupt-on-Change An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>). 9.9 Context Saving During Interrupts During interrupts, the return PC address is saved on the stack. Additionally, the WREG, Status and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see Section 5.3 Data Memory Organization ), the user may need to save the WREG, Status and BSR registers on entry to the Interrupt Service Routine. Depending on the user s application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, Status and BSR registers during an Interrupt Service Routine. EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

MOVWF W_TEMP ; W_TEMP is in virtual bank MOVFF STATUS, STATUS_TEMP ; STATUS_TEMP located anywhere MOVFF BSR, BSR_TEMP ; BSR_TMEP located anywhere ; ; USER ISR CODE ; MOVFF BSR_TEMP, BSR ; Restore BSR MOVF W_TEMP, W ; Restore WREG MOVFF STATUS_TEMP, STATUS ; Restore STATUS . 2004 Microchip Technology Inc. Preliminary DS39626B-page 103

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 104 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 10.0 I/O PORTS Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin. Each port has three registers for its operation. These registers are: TRIS register (data direction register) PORT register (reads the levels on the pins of the device) LAT register (output latch) The Data Latch (LAT register) is useful for read-modifywrite operations on the value that the I/O pins are driving. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1. FIGURE 10-1: GENERIC I/O PORT OPERATION Data Bus WR LAT WR TRIS RD Port Data Latch TRIS Latch RD TRIS Input Buffer I/O pin(1) QD CK QD CK Q D EN RD LAT or Port Note 1: I/O pins have diode protection to VDD and VSS. 10.1 PORTA, TRISA and LATA Registers PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a

high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch. The Data Latch (LATA) register is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA. The RA4 pin is multiplexed with the Timer0 module clock input and one of the comparator outputs to become the RA4/T0CKI/C1OUT pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the configuration register (see Section 23.1 Configuration Bits for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as 0 . The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of pins RA3:RA0 and RA5 as A/D converter inputs is selected by clearing or setting the control bits in the ADCON1 register (A/D Control Register 1). Pins RA0 through RA5 may also be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RA3:RA0 as digital inputs, it is also necessary to turn off the comparators. Note: On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as 0 . RA4 is configured as a digital input. The RA4/T0CKI/C1OUT pin is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers. The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. EXAMPLE 10-1: INITIALIZING PORTA CLRF PORTA ; Initialize PORTA by ; clearing output ; data latches CLRF LATA ; Alternate method ; to clear output ; data latches

MOVLW MOVWF MOVWF MOVWF MOVLW

07h ; Configure A/D ADCON1 ; for digital inputs 07h ; Configure comparators CMCON ; for digital input 0CFh ; Value used to

; initialize data ; direction MOVWF TRISA ; Set RA<7:6,3:0> as inputs ; RA<5:4> as outputs . 2004 Microchip Technology Inc. Preliminary DS39626B-page 105

PIC18F2525/2620/4525/4620 TABLE 10-1: PORTA I/O SUMMARY Pin Function TRIS Setting I/O I/O Type Description RA0/AN0 RA0 0 O DIG LATA<0> data output; not affected by analog input. 1 I TTL PORTA<0> data input; disabled when analog input enabled. AN0 1 I ANA A/D input channel 0 and Comparator C1- input. Default input configuration on POR; does not affect digital output. RA1/AN1 RA1 0 O DIG LATA<1> data output; not affected by analog input. 1 I TTL PORTA<1> data input; disabled when analog input enabled. AN1 1 I ANA A/D input channel 1 and Comparator C2- input. Default input configuration on POR; does not affect digital output. RA2/AN2/ VREF-/CVREF RA2 0 O DIG LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled. 1 I TTL PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled. AN2 1 I ANA A/D input channel 2 and Comparator C2+ input. Default input configuration on POR; not affected by analog output. VREF1 I ANA A/D and comparator voltage reference low input. CVREF x O ANA Comparator voltage reference output. Enabling this feature disable s digital I/O. RA3/AN3/VREF+ RA3 0 O DIG LATA<3> data output; not affected by analog input. 1 I TTL PORTA<3> data input; disabled when analog input enabled. AN3 1 I ANA A/D input channel 3 and Comparator C1+ input. Default input configuration on POR. VREF+ 1 I ANA A/D and comparator voltage reference high input. RA4/T0CKI/C1OUT RA4 0 O DIG LATA<4> data output. 1 I ST PORTA<4> data input; default configuration on POR. T0CKI 1 I ST Timer0 clock input. C1OUT 0 O DIG Comparator 1 output; takes priority over port data. RA5/AN4/SS/ HLVDIN/C2OUT RA5 0 O DIG LATA<5> data output; not affected by analog input. 1 I TTL PORTA<5> data input; disabled when analog input enabled. AN4 1 I ANA A/D input channel 4. Default configuration on POR. SS 1 I TTL Slave Select input for SSP (MSSP module). HLVDIN 1 I ANA High/Low-Voltage Detect external trip point input. C2OUT 0 O DIG Comparator 2 output; takes priority over port data. OSC2/CLKO/RA6 RA6 0 O DIG LATA<6> data output. Enabled in RCIO, INTIO2 and ECIO modes only. 1 I TTL PORTA<6> data input. Enabled in RCIO, INTIO2 and ECIO modes only. OSC2 x O ANA Main oscillator feedback output connection (XT, HS and LP modes). CLKO x O DIG System cycle clock output (FOSC/4) in RC, INTIO1 and EC Oscillator modes. OSC1/CLKI/RA7 RA7 0 O DIG LATA<7> data output. Disabled in external oscillator m odes. 1 I TTL PORTA<7> data input. Disabled in external oscillator modes.

OSC1 x I ANA Main oscillator input connection. CLKI x I ANA Main clock input connection. Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; x = Don t care (TRIS bit does not affect port direction or is overridden for this option). DS39626B-page 106 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page PORTA RA7(1) RA6(1) RA5 RA4 RA3 RA2 RA1 RA0 52 LATA LATA7(1) LATA6(1) PORTA Data Latch Register (Read and Write to Data Latch) 52 TRISA TRISA7(1) TRISA6(1) PORTA Data Direction Control Register 52 ADCON1 VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0 51 CMCON C2OUT C1OUT C2INV C1INV CIS CM2 CM1 CM0 51 CVRCON CVREN CVROE CVRR CVRSS CVR3 CVR2 CVR1 CVR0 51 Legend: = unimplemented, read as 0 . Shaded cells are not used by PORTA.

Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pi ns based on oscillator configuration; otherwise, they are read as 0 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 107

PIC18F2525/2620/4525/4620 10.2 PORTB, TRISB and LATB Four of the PORTB pins (RB7:RB4) have an interruptRegisters PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin). The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB. EXAMPLE 10-2: INITIALIZING PORTB CLRF PORTB ; Initialize PORTB by ; clearing output ; data latches CLRF LATB ; Alternate method ; to clear output ; data latches MOVLW 0Fh ; Set RB<4:0> as MOVWF ADCON1 ; digital I/O pins ; (required if config bit ; PBADEN is set) MOVLW 0CFh ; Value used to ; initialize data ; direction MOVWF TRISB ; Set RB<3:0> as inputs ; RB<5:4> as outputs ; RB<7:6> as inputs Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset. Note: On a Power-on Reset, RB4:RB0 are configured as analog inputs by default and read as 0 ; RB7:RB5 are configured as digital inputs. By programming the configuration bit, PBADEN, RB4:RB0 will alternatively be configured as digital inputs on POR. on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-

change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The mismatch outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>). This interrupt can wake the device from the Sleep mode, or any of the Idle modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner: a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). b) Clear flag bit, RBIF. A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared. The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature. RB3 can be configured by the configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module (CCP2MX = 0). DS39626B-page 108 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 10-3: PORTB I/O SUMMARY Pin Function TRIS Setting I/O I/O Type Description RB0/INT0/FLT0/ AN12 RB0 0 O DIG LATB<0> data output; not affected by analog input. 1 I TTL PORTB<0> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled.(1) INT0 1 I ST External interrupt 0 input. FLT0 1 I ST Enhanced PWM Fault input (ECCP1 module); enabled in software. AN12 1 I ANA A/D input channel 12.(1) RB1/INT1/AN10 RB1 0 O DIG LATB<1> data output; not affected by analog input. 1 I TTL PORTB<1> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled.(1) INT1 1 I ST External interrupt 1 input. AN10 1 I ANA A/D input channel 10.(1) RB2/INT2/AN8 RB2 0 O DIG LATB<2> data output; not affected by analog input. 1 I TTL PORTB<2> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled.(1) INT2 1 I ST External interrupt 2 input. AN8 1 I ANA A/D input channel 8.(1) RB3/AN9/CCP2 RB3 0 O DIG LATB<3> data output; not affected by analog input. 1 I TTL PORTB<3> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled.(1) AN9 1 I ANA A/D input channel 9.(1) CCP2(2) 0 O DIG CCP2 compare and PWM output. 1 I ST CCP2 capture input. RB4/KBI0/AN11 RB4 0 O DIG LATB<4> data output; not affected by analog input. 1 I TTL PORTB<4> data input; weak pull-up when RBPU bit is cleared. Disabled when analog input enabled.(1) KBI0 1 I TTL Interrupt on pin change. AN11 1 I ANA A/D input channel 11.(1) RB5/KBI1/PGM RB5 0 O DIG LATB<5> data output. 1 I TTL PORTB<5> data input; weak pull-up when RBPU bit is cleared. KBI1 1 I TTL Interrupt on pin change. PGM x I ST Single-Supply Programming mode entry (ICSP ). Enabled by LVP configuration bit; all other pin functions disabled. RB6/KBI2/PGC RB6 0 O DIG LATB<6> data output. 1 I TTL PORTB<6> data input; weak pull-up when RBPU bit is cleared. KBI2 1 I TTL Interrupt on pin change. PGC x I ST Serial execution (ICSP ) clock input for ICSP and ICD operation.(3) RB7/KBI3/PGD RB7 0 O DIG LATB<7> data output. 1 I TTL PORTB<7> data input; weak pull-up when RBPU bit is cleared. KBI3 1 I TTL Interrupt on pin change. PGD x O DIG Serial execution data output for ICSP and ICD operation.(3) x I ST Serial execution data input for ICSP and ICD operation.(3) Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input b uffer; ANA = Analog level input/output;

x = Don t care (TRIS bit does not affect port direction or is overridden for this option). Note 1: Configuration on POR is determined by the PBADEN configuration bit. Pins are con figured as analog inputs by default when PBADEN is set and digital inputs when PBADEN is cleared. 2: Alternate assignment for CCP2 when the CCP2MX configuration bit is 0 . Default a ssignment is RC1. 3: All other pin functions are disabled when ICSP or ICD are enabled. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 109

PIC18F2525/2620/4525/4620 TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 52 LATB PORTB Data Latch Register (Read and Write to Data Latch) 52 TRISB PORTB Data Direction Control Register 52 INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 INTCON2 RBPU INTEDG0 INTEDG1 INTEDG2 TMR0IP RBIP 49 INTCON3 INT2IP INT1IP INT2IE INT1IE INT2IF INT1IF 49 ADCON1 VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0 51 Legend: = unimplemented, read as 0 . Shaded cells are not used by PORTB.

DS39626B-page 110 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 10.3 PORTC, TRISC and LATC Note: On a Power-on Reset, these pins are Registers configured as digital inputs. PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin). The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC. PORTC is multiplexed with several peripheral functions (Table 10-5). The pins have Schmitt Trigger input buffers. RC1 is normally configured by configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1). When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for additional information. The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins. EXAMPLE 10-3: INITIALIZING PORTC CLRF PORTC ; Initialize PORTC by ; clearing output ; data latches CLRF LATC ; Alternate method ; to clear output ; data latches MOVLW 0CFh ; Value used to ; initialize data ; direction MOVWF TRISC ; Set RC<3:0> as inputs ; RC<5:4> as outputs ; RC<7:6> as inputs . 2004 Microchip Technology Inc. Preliminary DS39626B-page 111

PIC18F2525/2620/4525/4620 TABLE 10-5: PORTC I/O SUMMARY Pin Function TRIS Setting I/O I/O Type Description RC0/T1OSO/ T13CKI RC0 0 O DIG LATC<0> data output. 1 I ST PORTC<0> data input. T1OSO x O ANA Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O. T13CKI 1 I ST Timer1/Timer3 counter input. RC1/T1OSI/CCP2 RC1 0 O DIG LATC<1> data output. 1 I ST PORTC<1> data input. T1OSI x I ANA Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O. CCP2(1) 0 O DIG CCP2 compare and PWM output; takes priority over port data. 1 I ST CCP2 capture input. RC2/CCP1/P1A RC2 0 O DIG LATC<2> data output. 1 I ST PORTC<2> data input. CCP1 0 O DIG ECCP1 compare or PWM output; takes priority over port data. 1 I ST ECCP1 capture input. P1A(2) 0 O DIG ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data. RC3/SCK/SCL RC3 0 O DIG LATC<3> data output. 1 I ST PORTC<3> data input. SCK 0 O DIG SPI clock output (MSSP module); takes priority over port data. 1 I ST SPI clock input (MSSP module). SCL 0 O DIG I2C clock output (MSSP module); takes priority over port data. 1 I I2C/SMB I2C clock input (MSSP module); input type depends on module setting. RC4/SDI/SDA RC4 0 O DIG LATC<4> data output. 1 I ST PORTC<4> data input. SDI 1 I ST SPI data input (MSSP module). SDA 1 O DIG I2C data output (MSSP module); takes priority over port data. 1 I I2C/SMB I2C data input (MSSP module); input type depends on module setting. RC5/SDO RC5 0 O DIG LATC<5> data output. 1 I ST PORTC<5> data input. SDO 0 O DIG SPI data output (MSSP module); takes priority over port data. RC6/TX/CK RC6 0 O DIG LATC<6> data output. 1 I ST PORTC<6> data input. TX 1 O DIG Asynchronous serial transmit data output (USART module); takes priority over port data. User must configure as output. CK 1 O DIG Synchronous serial clock output (USART module); takes priority over port data. 1 I ST Synchronous serial clock input (USART module). RC7/RX/DT RC7 0 O DIG LATC<7> data output. 1 I ST PORTC<7> data input. RX 1 I ST Asynchronous serial receive data input (USART module). DT 1 O DIG Synchronous serial data output (USART module); takes priority over port data.

1 I ST Synchronous serial data input (USART module). User must configure as an input. Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; I2C/SMB = I2C/SMBus input buffer; x = Don t care (TRIS bit does not affect port di rection or is overridden for this option). Note 1: Default assignment for CCP2 when the CCP2MX configuration bit is set. Al ternate assignment is RB3. 2: Enhanced PWM output is available only on PIC18F4525/4620 devices. DS39626B-page 112 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page PORTC RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 52 LATC PORTC Data Latch Register (Read and Write to Data Latch) 52 TRISC PORTC Data Direction Control Register 52 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 113

PIC18F2525/2620/4525/4620 10.4 PORTD, TRISD and LATD PORTD can also be configured as an 8-bit wide microRegisters Note: PORTD is only available on 40/44-pin devices. PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin). The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD. All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. Three of the PORTD pins are multiplexed with outputs P1B, P1C and P1D of the Enhanced CCP module. The operation of these additional PWM output pins is covered in greater detail in Section 16.0 Enhanced Capture/Compare/PWM (ECCP) Module . Note: On a Power-on Reset, these pins are configured as digital inputs. processor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See Section 10.6 Parallel Slave Port for additional information on the Parallel Slave Port (PSP). Note: When the Enhanced PWM mode is used with either dual or quad outputs, the PSP functions of PORTD are automatically disabled. EXAMPLE 10-4: INITIALIZING PORTD CLRF PORTD ; Initialize PORTD by ; clearing output ; data latches CLRF LATD ; Alternate method ; to clear output

; data latches MOVLW 0CFh ; Value used to ; initialize data ; direction MOVWF TRISD ; Set RD<3:0> as inputs ; RD<5:4> as outputs ; RD<7:6> as inputs DS39626B-page 114 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 10-7: PORTD I/O SUMMARY Pin Function TRIS Setting I/O I/O Type Description RD0/PSP0 RD0 0 O DIG LATD<0> data output. 1 I ST PORTD<0> data input. PSP0 x O DIG PSP read data output (LATD<0>); takes priority over x I TTL PSP write data input. RD1/PSP1 RD1 0 O DIG LATD<1> data output. 1 I ST PORTD<1> data input. PSP1 x O DIG PSP read data output (LATD<1>); takes priority over x I TTL PSP write data input. RD2/PSP2 RD2 0 O DIG LATD<2> data output. 1 I ST PORTD<2> data input. PSP2 x O DIG PSP read data output (LATD<2>); takes priority over x I TTL PSP write data input. RD3/PSP3 RD3 0 O DIG LATD<3> data output. 1 I ST PORTD<3> data input. PSP3 x O DIG PSP read data output (LATD<3>); takes priority over x I TTL PSP write data input. RD4/PSP4 RD4 0 O DIG LATD<4> data output. 1 I ST PORTD<4> data input. PSP4 x O DIG PSP read data output (LATD<4>); takes priority over x I TTL PSP write data input. RD5/PSP5/P1B RD5 0 O DIG LATD<5> data output. 1 I ST PORTD<5> data input. PSP5 x O DIG PSP read data output (LATD<5>); takes priority over x I TTL PSP write data input. P1B 0 O DIG ECCP1 Enhanced PWM output, channel B; takes priority PSP data. May be configured for tri-state during Enhanced PWM shutdown events. RD6/PSP6/P1C RD6 0 O DIG LATD<6> data output. 1 I ST PORTD<6> data input. PSP6 x O DIG PSP read data output (LATD<6>); takes priority over x I TTL PSP write data input. P1C 0 O DIG ECCP1 Enhanced PWM output, channel C; takes priority PSP data. May be configured for tri-state during Enhanced PWM shutdown events. RD7/PSP7/P1D RD7 0 O DIG LATD<7> data output. 1 I ST PORTD<7> data input. PSP7 x O DIG PSP read data output (LATD<7>); takes priority over x I TTL PSP write data input. P1D 0 O DIG ECCP1 Enhanced PWM output, channel D; takes priority PSP data. May be configured for tri-state during Enhanced PWM shutdown events.

port data.

port data.

port data.

port data.

port data.

port data. over port and

port data. over port and

port data. over port and

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; x = Don t care (TRIS bit does not affect port direction or is overridden for this option). . 2004 Microchip Technology Inc. Preliminary DS39626B-page 115

PIC18F2525/2620/4525/4620 TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page PORTD RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0 52 LATD PORTD Data Latch Register (Read and Write to Data Latch) 52 TRISD PORTD Data Direction Control Register 52 TRISE IBF OBF IBOV PSPMODE TRISE2 TRISE1 TRISE0 52 CCP1CON P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 51 Legend: = unimplemented, read as 0 . Shaded cells are not used by PORTD.

DS39626B-page 116 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 10.5 PORTE, TRISE and LATE Registers Depending on the particular PIC18F2525/2620/4525/ 4620 device selected, PORTE is implemented in two different ways. For 40/44-pin devices, PORTE is a 4-bit wide port. Three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/ AN7) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as 0 s. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin). TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs. Note: On a Power-on Reset, RE2:RE0 are configured as analog inputs. The upper four bits of the TRISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 10-1. The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register, read and write the latched output value for PORTE. The fourth pin of PORTE (MCLR/VPP/RE3) is an input only pin. Its operation is controlled by the MCLRE configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device s Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming. Note: On a Power-on Reset, RE3 is enabled as a digital input only if Master Clear functionality is disabled. EXAMPLE 10-5: INITIALIZING PORTE CLRF PORTE ; Initialize PORTE by

; clearing output ; data latches CLRF LATE ; Alternate method ; to clear output ; data latches MOVLW 0Ah ; Configure A/D MOVWF ADCON1 ; for digital inputs MOVLW 03h ; Value used to ; initialize data ; direction MOVWF TRISE ; Set RE<0> as inputs ; RE<1> as outputs ; RE<2> as inputs 10.5.1 PORTE IN 28-PIN DEVICES For 28-pin devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 117

PIC18F2525/2620/4525/4620 REGISTER 10-1: TRISE REGISTER (40/44-PIN DEVICES ONLY) R-0 R-0 R/W-0 R/W-0 U-0 R/W-1 R/W-1 R/W-1 bit 7 bit 0 bit 7 IBF: Input Buffer Full Status bit 1 = A word has been received and waiting to be read by the CPU 0 = No word has been received bit 6 OBF: Output Buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read bit 5 IBOV: Input Buffer Overflow Detect bit (in Microprocessor mode) 1= A write occurred when a previously input word has not been read (must be clea red in software) 0 = No overflow occurred bit 4 PSPMODE: Parallel Slave Port Mode Select bit 1 = Parallel Slave Port mode 0 = General purpose I/O mode bit 3 Unimplemented: Read as 0 bit 2 TRISE2: RE2 Direction Control bit 1 = Input 0 = Output bit 1 TRISE1: RE1 Direction Control bit 1 = Input 0 = Output bit 0 TRISE0: RE0 Direction Control bit 1 = Input 0 = Output Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown IBF OBF IBOV PSPMODE TRISE2 TRISE1 TRISE0

DS39626B-page 118 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 10-9: PORTE I/O SUMMARY Pin Function TRIS Setting I/O I/O Type Description RE0/RD/AN5 RE0 0 O DIG LATE<0> data output; not affected by analog input. 1 I ST PORTE<0> data input; disabled when analog input enabled. RD 1 I TTL PSP read enable input (PSP enabled). AN5 1 I ANA A/D input channel 5; default input configuration on POR. RE1/WR/AN6 RE1 0 O DIG LATE<1> data output; not affected by analog input. 1 I ST PORTE<1> data input; disabled when analog input enabled. WR 1 I TTL PSP write enable input (PSP enabled). AN6 1 I ANA A/D input channel 6; default input configuration on POR. RE2/CS/AN7 RE2 0 O DIG LATE<2> data output; not affected by analog input. 1 I ST PORTE<2> data input; disabled when analog input enabled. CS 1 I TTL PSP write enable input (PSP enabled). AN7 1 I ANA A/D input channel 7; default input configuration on POR. I ST External Master Clear input; enabled when MCLRE config MCLR/VPP/RE3(1) MCLR uration bit is set. VPP I ANA High-voltage detection; used for ICSP mode entry detection. Always available, regardless of pin mode. RE3 (2) I ST PORTE<3> data input; enabled when MCLRE configuration bit is clear. Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input b uffer; ANA = Analog level input/output; x = Don t care (TRIS bit does not affect port direction or is overridden for this option). Note 1: RE3 is available on both 28-pin and 40/44-pin devices. All other PORTE pins are only implemented on 40/44-pin devices. 2: RE3 does not have a corresponding TRIS bit to control data direction. TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page PORTE RE3(1,2) RE2 RE1 RE0 52 LATE(2) LATE Data Output Register 52 TRISE IBF OBF IBOV PSPMODE TRISE2 TRISE1 TRISE0 52 ADCON1 VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0 51 Legend: = unimplemented, read as 0 . Shaded cells are not used by PORTE. Note 1: Implemented only when Master Clear functionality is disabled (MCLRE conf iguration bit = 0). 2: RE3 is the only PORTE bit implemented on both 28-pin and 40/44-pin devices. A ll other bits are

implemented only when PORTE is implemented (i.e., 40/44-pin devices). . 2004 Microchip Technology Inc. Preliminary DS39626B-page 119

PIC18F2525/2620/4525/4620 10.6 Parallel Slave Port Note: The Parallel Slave Port is only available on 40/44-pin devices. In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 10-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation as long as the Enhanced CCP module is not operating in dual output or quad output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world. The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit, PSPMODE, enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits, PFCG3:PFCG0 (ADCON1<3:0>), must also be set to a value in the range of 1010 through 1111 . A write to the PSP occurs when both the CS and WR lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends. A read from the PSP occurs when both the CS and RD lines are first detected low. The data in PORTD is read out and the OBF bit is clear. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set. When either the CS or RD lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown respectively. in Figure 10-3 and Figure 10-4, FIGURE 10-2: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT) Data Bus

WR LATD RDx pin QD CK Q D ENRD PORTD One bit of PORTD Set Interrupt Flag PSPIF (PIR1<7>) Read Chip Select Write RD CS WR TTL TTL TTL TTL or WR PORTD RD LATD Data Latch Note: I/O pins have diode protection to VDD and VSS. PORTE Pins DS39626B-page 120 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 10-3: PARALLEL SLAVE PORT WRITE WAVEFORMS Q1 Q2 Q3 Q4 CS Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 WR RD IBF OBF PSPIF PORTD<7:0> FIGURE 10-4: PARALLEL SLAVE PORT READ WAVEFORMS Q1 Q2 Q3 Q4 CS Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 WR IBF PSPIF RD OBF PORTD<7:0> TABLE 10-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page PORTD RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0 52 LATD PORTD Data Latch Register (Read and Write to Data Latch) 52 TRISD PORTD Data Direction Control Register 52 RE3 RE2 RE1 RE0 52 PORTE LATE LATE Data Output bits 52 TRISE IBF OBF IBOV PSPMODE TRISE2 TRISE1 TRISE0 52 INTCON GIE/GIEH PEIE/GIEL TMR0IF INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 ADCON1 VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0 51 Legend: = unimplemented, read as 0 . Shaded cells are not used by the Parallel Slav e Port. Note 1: These bits are unimplemented on 28-pin devices and read as 0 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 121

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 122 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 11.0 TIMER0 MODULE The Timer0 module incorporates the following features: Software selectable operation as a timer or counter in both 8-bit or 16-bit modes Readable and writable registers Dedicated 8-bit, software programmable prescaler Selectable clock source (internal or external) Edge select for external clock Interrupt-on-overflow The T0CON register (Register 11-1) controls all aspects of the module s operation, including the prescale selection. It is both readable and writable. A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode. REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 bit 7 bit 0 bit 7 TMR0ON: Timer0 On/Off Control bit 1 = Enables Timer0 0 = Stops Timer0 bit 6 T08BIT: Timer0 8-bit/16-bit Control bit 1 = Timer0 is configured as an 8-bit timer/counter 0 = Timer0 is configured as a 16-bit timer/counter bit 5 T0CS: Timer0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKO) bit 4 T0SE: Timer0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin bit 3 PSA: Timer0 Prescaler Assignment bit 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler. 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output . bit 2-0 T0PS2:T0PS0: Timer0 Prescaler Select bits 111 = 1:256 Prescale value 110 = 1:128 Prescale value 101 = 1:64 Prescale value 100 = 1:32 Prescale value 011 = 1:16 Prescale value 010 = 1:8 Prescale value 001 = 1:4 Prescale value 000 = 1:2 Prescale value Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown TMR0ON T08BIT T0CS T0SE PSA T0PS2 T0PS1 T0PS0

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 123

PIC18F2525/2620/4525/4620 11.1 Timer0 Operation internal phase clock (TOSC). There is a delay between Timer0 can operate as either a timer or a counter; the mode is selected with the T0CS bit (T0CON<5>). In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 11.3 Prescaler ). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register. The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below. An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the synchronization and the onset of incrementing the timer/counter. 11.2 Timer0 Reads and Writes in 16-Bit Mode TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0 which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte. Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once. FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE) Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI ma x. prescale. T0CKI pin T0SE 0 1 1 0

T0CS FOSC/4 Programmable Prescaler Sync with Internal Clocks TMR0L (2 TCY Delay) Internal Data Bus PSA T0PS2:T0PS0 Set TMR0IF on Overflow 3 8 8 FIGURE 11-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE) Note: Upon Reset, Timer0 is enabled in 8-bit mode with clock input from T0CKI ma x. prescale. T0CKI pin T0SE 0 1 1 0 T0CS FOSC/4 Programmable Prescaler Sync with Internal Clocks TMR0L (2 TCY Delay) Internal Data Bus 8 PSA T0PS2:T0PS0 Set TMR0IF on Overflow 3 TMR0 TMR0H High Byte 8 8 8 Read TMR0L Write TMR0L 8 DS39626B-page 124 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 11.3 Prescaler An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio. Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count. Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment. 11.3.1 SWITCHING PRESCALER ASSIGNMENT The prescaler assignment is fully under software control and can be changed on-the-fly during program execution. 11.4 Timer0 Interrupt The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine. Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep. TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0 Reset Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Values on page TMR0L Timer0 Register Low Byte 50 TMR0H Timer0 Register High Byte 50 INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 T0CON TMR0ON T08BIT T0CS T0SE PSA T0PS2 T0PS1 T0PS0 50 TRISA RA7(1) RA6(1) RA5 RA4 RA3 RA2 RA1 RA0 52 Legend: Shaded cells are not used by Timer0. Note 1: PORTA<7:6> and their direction bits are individually configured as port

pins based on various primary oscillator modes. When disabled, these bits read as . 2004 Microchip Technology Inc. Preliminary DS39626B-page 125

0 .

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 126 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 12.0 TIMER1 MODULE The Timer1 timer/counter module incorporates these features: Software selectable operation as a 16-bit timer or counter Readable and writable 8-bit registers (TMR1H and TMR1L) Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options Interrupt-on-overflow Reset on CCP Special Event Trigger Device clock status flag (T1RUN) A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module s operation in Read/Write mode is shown in Figure 12-2. The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power managed operation. Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead. Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>). REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER R/W-0 R-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 RD16: 16-bit Read/Write Mode Enable bit 1 = Enables register read/write of TImer1 in one 16-bit operation 0 = Enables register read/write of Timer1 in two 8-bit operations bit 6 T1RUN: Timer1 System Clock Status bit 1 = Device clock is derived from Timer1 oscillator 0 = Device clock is derived from another source bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value bit 3 T1OSCEN: Timer1 Oscillator Enable bit 1 = Timer1 oscillator is enabled 0 = Timer1 oscillator is shut off The oscillator inverter and feedback resistor are turned off to eliminate power drain. bit 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit

When TMR1CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR1CS = 0: This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0. bit 1 TMR1CS: Timer1 Clock Source Select bit 1 = External clock from pin RC0/T1OSO/T13CKI (on the rising edge) 0 = Internal clock (FOSC/4) bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON . 2004 Microchip Technology Inc. Preliminary DS39626B-page 127

PIC18F2525/2620/4525/4620 12.1 Timer1 Operation Timer1 can operate in one of these modes: Timer Synchronous Counter Asynchronous Counter The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR3CS is cleared (= 0), Timer1 increments on every internal instruction FIGURE 12-1: TIMER1 BLOCK DIAGRAM cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled. When Timer1 is enabled, the RC1/T1OSI and RC0/ T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as 0 . T1SYNC TMR1CS T1CKPS1:T1CKPS0 Sleep Input T1OSCEN(1) FOSC/4 Internal Clock On/Off Prescaler 1, 2, 4, 8 Synchronize Detect 1 0 2 T1OSO/T13CKI T1OSI 1 0 TMR1ON TMR1L Set TMR1IF on Overflow TMR1 High Byte Clear TMR1 (CCP Special Event Trigger) Timer1 Oscillator Note 1: When enable bit, T1OSCEN, is cleared, the inverter and feedback resistor are turned off to eliminate power drain. On/Off Timer1 Timer1 Clock Input FIGURE 12-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)

T1SYNC TMR1CS T1CKPS1:T1CKPS0 Sleep Input T1OSCEN(1) FOSC/4 Internal Clock Prescaler 1, 2, 4, 8 Synchronize Detect 1 0 2 T1OSO/T13CKI T1OSI Note 1: When enable bit, T1OSCEN, is cleared, the inverter and feedback resistor are turned off to eliminate power drain. 1 0 TMR1L Internal Data Bus 8 Set TMR1IF on Overflow TMR1 TMR1H High Byte 8 8 8 Read TMR1L Write TMR1L 8 TMR1ON Clear TMR1 (CCP Special Event Trigger) Timer1 Oscillator On/Off Timer1 Timer1 Clock Input DS39626B-page 128 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 12.2 Timer1 16-Bit Read/Write Mode Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads. A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once. The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L. 12.3 Timer1 Oscillator An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator. The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator. FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR Note: See the Notes with Table 12-1 for additional information about capacitor selection. C1 C2 XTAL PIC18FXXXX T1OSI T1OSO 32.768 kHz 27 pF 27 pF TABLE 12-1: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR

Osc Type Freq C1 C2 LP 32 kHz 27 pF(1) 27 pF(1) Note 1: 2: 3: 4: Microchip suggests these values as a starting point in validating the oscillator circuit. Higher capacitance increases the stability of the oscillator but also increases the start-up time. Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components. Capacitor values are for design guidance only. 12.3.1 USING TIMER1 AS A CLOCK SOURCE The Timer1 oscillator is also available as a clock source in power managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to 01 , the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in Section 3.0 Power Managed Modes . Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller s current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source. 12.3.2 LOW-POWER TIMER1 OPTION The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device s operating mode. The default Timer1 configuration is the higher power mode. As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where

power conservation is an important design consideration. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 129

PIC18F2525/2620/4525/4620 12.3.3 TIMER1 OSCILLATOR LAYOUT 12.5 Resetting Timer1 Using the CCP CONSIDERATIONS Special Event Trigger The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity. The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD. If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane. FIGURE 12-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING VDD OSC1 VSS OSC2 RC0 RC1 RC2 Note: Not drawn to scale. 12.4 Timer1 Interrupt The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>). If either of the CCP modules is configured to use Timer1 and generate a Special Event Trigger in Compare mode (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer1. The trigger from CCP2 will also start an A/D conversion if the A/D module is enabled (see Section 15.3.4 Special Event Trigger for more information). The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work. In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence. Note: The Special Event Triggers from the CCP2 module will not set the TMR1IF interrupt flag bit (PIR1<0>). 12.6 Using Timer1 as a Real-Time Clock Adding an external LP oscillator to Timer1 (such as the one described in Section 12.3 Timer1 Oscillator above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup. The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow. Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered. Doing so may introduce cumulative errors over many cycles. For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times. DS39626B-page 130 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 EXAMPLE 12-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE RTCinit MOVLW 80h ; Preload TMR1 register pair MOVWF TMR1H ; for 1 second overflow CLRF TMR1L MOVLW b 00001111 ; Configure for external clock,

MOVWF T1CON ; Asynchronous operation, external oscillator CLRF secs ; Initialize timekeeping registers CLRF mins ; MOVLW .12 MOVWF hours BSF PIE1, TMR1IE ; Enable Timer1 interrupt RETURN RTCisr BSF TMR1H, 7 ; Preload for 1 sec overflow BCF PIR1, TMR1IF ; Clear interrupt flag INCF secs, F ; Increment seconds MOVLW .59 ; 60 seconds elapsed? CPFSGT secs RETURN ; No, done

CLRF secs ; Clear seconds INCF mins, F ; Increment minutes MOVLW .59 ; 60 minutes elapsed? CPFSGT mins RETURN ; No, done CLRF mins ; clear minutes INCF hours, F ; Increment hours MOVLW .23 ; 24 hours elapsed? CPFSGT hours RETURN ; No, done CLRF hours ; Reset hours RETURN ; Done TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 TMR1L Timer1 Register Low Byte 50 TMR1H Timer1 Register High Byte 50 T1CON RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 50 Legend: Shaded cells are not used by the Timer1 module. Note 1: These bits are unimplemented on 28-pin devices and read as . 2004 Microchip Technology Inc. Preliminary DS39626B-page 131 0 .

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 132 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 13.0 TIMER2 MODULE The Timer2 module timer incorporates the following features: 8-bit timer and period registers (TMR2 and PR2, respectively) Readable and writable (both registers) Software programmable prescaler (1:1, 1:4 and 1:16) Software programmable postscaler (1:1 through 1:16) Interrupt on TMR2-to-PR2 match Optional use as the shift clock for the MSSP module The module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. A simplified block diagram of the module is shown in Figure 13-1. 13.1 Timer2 Operation In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by16 prescale options; these are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler (see Section 13.2 Timer2 Interrupt ). The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events: a write to the TMR2 register a write to the T2CON register any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset) TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 Unimplemented: Read as 0 bit 6-3 T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale

1111 = 1:16 Postscale bit 2 TMR2ON: Timer2 On bit 1 = Timer2 is on 0 = Timer2 is off bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits 00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 133

PIC18F2525/2620/4525/4620 13.2 Timer2 Interrupt Timer2 also can generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit output counter/ postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>). A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>). FIGURE 13-1: TIMER2 BLOCK DIAGRAM 13.3 Timer2 Output The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode. Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 17.0 Master Synchronous Serial Port (MSSP) Module . Comparator TMR2 Output TMR2 Postscaler Prescaler PR2 2 FOSC/4 1:1 to 1:16 1:1, 1:4, 1:16 4 T2OUTPS3:T2OUTPS0 T2CKPS1:T2CKPS0 Set TMR2IF Internal Data Bus 8 Reset TMR2/PR2 88 (to PWM or MSSP) Match TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52

TMR2 Timer2 Register 50 T2CON T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0 50 PR2 Timer2 Period Register 50 Legend: = unimplemented, read as 0 . Shaded cells are not used by the Timer2 module . Note 1: These bits are unimplemented on 28-pin devices and read as 0 . DS39626B-page 134 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 14.0 TIMER3 MODULE The Timer3 module timer/counter incorporates these features: Software selectable operation as a 16-bit timer or counter Readable and writable 8-bit registers (TMR3H and TMR3L) Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options Interrupt-on-overflow Module Reset on CCP Special Event Trigger A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the module s operation in Read/Write mode is shown in Figure 14-2. The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the CCP modules (see Section 15.1.1 CCP Modules and Timer Resources for more information). REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 RD16: 16-bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer3 in one 16-bit operation 0 = Enables register read/write of Timer3 in two 8-bit operations bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits 1x = Timer3 is the capture/compare clock source for the CCP modules 01 = Timer3 is the capture/compare clock source for CCP2; Timer1 is the capture/compare clock source for CCP1 00 = Timer1 is the capture/compare clock source for the CCP modules bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value bit 2 T3SYNC: Timer3 External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.) When TMR3CS = 1: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMR3CS = 0: This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0. bit 1 TMR3CS: Timer3 Clock Source Select bit 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge af ter the first falling edge) 0 = Internal clock (FOSC/4) bit 0 TMR3ON: Timer3 On bit 1 = Enables Timer3

0 = Stops Timer3 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown RD16 T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS TMR3ON . 2004 Microchip Technology Inc. Preliminary DS39626B-page 135

PIC18F2525/2620/4525/4620 14.1 Timer3 Operation Timer3 can operate in one of three modes: Timer Synchronous Counter Asynchronous Counter FIGURE 14-1: TIMER3 BLOCK DIAGRAM The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (FOSC/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled. As with Timer1, the RC1/T1OSI and RC0/T1OSO/ T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as 0 . T3SYNC TMR3CS T3CKPS1:T3CKPS0 Sleep Input T1OSCEN(1) FOSC/4 Internal Clock Prescaler 1, 2, 4, 8 Synchronize Detect 1 0 2 T1OSO/T13CKI T1OSI 1 0 TMR3ON TMR3L Set TMR3IF on Overflow TMR3 High Byte Timer1 Oscillator Note 1: When enable bit, T1OSCEN, is cleared, the inverter and feedback resistor are turned off to eliminate power drain. On/Off Timer3 CCP1/CCP2 Special Event Trigger CCP1/CCP2 Select from T3CON<6,3> Clear TMR3 Timer1 Clock Input FIGURE 14-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)

T3SYNC TMR3CS T3CKPS1:T3CKPS0 Sleep Input T1OSCEN(1) FOSC/4 Internal Clock Prescaler 1, 2, 4, 8 Synchronize Detect 1 0 2 T13CKI/T1OSO T1OSI Note 1: When enable bit, T1OSCEN, is cleared, the inverter and feedback resistor are turned off to eliminate power drain. 1 0 TMR3L Internal Data Bus 8 Set TMR3IF on Overflow TMR3 TMR3H High Byte 8 8 8 Read TMR1L Write TMR1L 8 TMR3ON CCP1/CCP2 Special Event Trigger Timer1 Oscillator On/Off Timer3 Timer1 Clock Input CCP1/CCP2 Select from T3CON<6,3> Clear TMR3 DS39626B-page 136 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 14.2 Timer3 16-Bit Read/Write Mode 14.4 Timer3 Interrupt Timer3 can be configured for 16-bit reads and writes (see Figure 14-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads. A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once. The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register. Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L. 14.3 Using the Timer1 Oscillator as the Timer3 Clock Source The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source. The Timer1 oscillator is described in Section 12.0 Timer1 Module . The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>). 14.5 Resetting Timer3 Using the CCP Special Event Trigger If either of the CCP modules is configured to use Timer3 and to generate a Special Event Trigger in Compare mode (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer3. It will also start an A/D conversion if the A/D module is enabled (see Section 15.3.4 Special

Event Trigger

for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPR2H:CCPR2L register pair effectively becomes a period register for Timer3. If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work. In the event that a write to Timer3 coincides with a Special Event Trigger from a CCP module, the write will take precedence. Note: The Special Event Triggers from the CCP2 module will not set the TMR3IF interrupt flag bit (PIR1<0>). TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR2 OSCFIF CMIF EEIF BCLIF HLVDIF TMR3IF CCP2IF 52 PIE2 OSCFIE CMIE EEIE BCLIE HLVDIE TMR3IE CCP2IE 52 IPR2 OSCFIP CMIP EEIP BCLIP HLVDIP TMR3IP CCP2IP 52 TMR3L Timer3 Register Low Byte 51 TMR3H Timer3 Register High Byte 51 T1CON RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 50 T3CON RD16 T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS TMR3ON 51 Legend: . = unimplemented, read as 0 . Shaded cells are not used by the Timer3 module

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 137

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 138 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 15.0 CAPTURE/COMPARE/PWM (CCP) MODULES PIC18F2525/2620/4525/4620 devices all have two CCP (Capture/Compare/PWM) modules. Each module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. In 28-pin devices, the two standard CCP modules (CCP1 and CCP2) operate as described in this chapter. In 40/44-pin devices, CCP1 is implemented as an Enhanced CCP module with standard Capture and Compare modes and Enhanced PWM modes. The ECCP implementation is discussed in Section 16.0 Enhanced Capture/Compare/PWM (ECCP) Module . The Capture and Compare operations described in this chapter apply to all standard and Enhanced CCP modules. Note: Throughout this section and Section 16.0 Enhanced Capture/Compare/PWM (ECCP) Module , references to the register and bit names for CCP modules are referred to generically by the use of x or y in place of the specific module number. Thus, CCPxCON might refer to the control register for CCP1, CCP2 or ECCP1. CCPxCON is used throughout these sections to refer to the module control register, regardless of whether the CCP module is a standard or enhanced implementation. REGISTER 15-1: CCPxCON REGISTER (CCP2 MODULE, CCP1 MODULE IN 28-PIN DEVICES) U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7-6 Unimplemented: Read as 0 bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0 for CCP Module x Capture mode: Unused. Compare mode: Unused. PWM mode: These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs (DCx9:DCx2) of the duty cycle are found in CCPRxL. bit 3-0 CCPxM3:CCPxM0: CCP Module x Mode Select bits 0000 = Capture/Compare/PWM disabled (resets CCP module) 0001 = Reserved 0010 = Compare mode, toggle output on match (CCPIF bit is set) 0011 = Reserved 0100 = Capture mode, every falling edge

0101 = Capture mode, 0110 = Capture mode, 0111 = Capture mode, 1000 = Compare mode: h (CCPxIF bit is set) 1001 = Compare mode: w (CCPxIF bit is set) 1010 = Compare mode: set, CCP pin reflects I/O 1011 = Compare mode:

every rising edge every 4th rising edge every 16th rising edge initialize CCP pin low; on compare match, force CCP pin hig initialize CCP pin high; on compare match, force CCP pin lo generate software interrupt on compare match (CCPxIF bit is state) trigger special event, reset timer, start A/D conversion on

CCP2 match (CCPxIF bit is set) 11xx =PWM mode Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown DCxB1 DCxB0 CCPxM3 CCPxM2 CCPxM1 CCPxM0 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 139

PIC18F2525/2620/4525/4620 15.1 CCP Module Configuration Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable. 15.1.1 CCP MODULES AND TIMER RESOURCES The CCP modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. TABLE 15-1: CCP MODE TIMER RESOURCES CCP/ECCP Mode Timer Resource Capture Timer1 or Timer3 Compare Timer1 or Timer3 PWM Timer2 The assignment of a particular timer to a module is determined by the Timer-to-CCP enable bits in the T3CON register (Register 14-1). Both modules may be active at any given time and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The interactions between the two modules are summarized in Figure 15-1 and Figure 15-2. In Timer1 in Asynchronous Counter mode, the capture operation will not work. 15.1.2 CCP2 PIN ASSIGNMENT The pin assignment for CCP2 (Capture input, Compare and PWM output) can change, based on device configuration. The CCP2MX configuration bit determines which pin CCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the configuration bit is cleared, CCP2 is multiplexed with RB3. Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for CCP2 operation, regardless of where it is located. TABLE 15-2: INTERACTIONS BETWEEN CCP1 AND CCP2 FOR TIMER RESOURCES CCP1 Mode CCP2 Mode Interaction Capture Capture Each module can use TMR1 or TMR3 as the time base. The time base can be different for each CCP.

Capture Compare CCP2 can be configured for the Special Event Trigger to reset TM R1 or TMR3 (depending upon which time base is used). Automatic A/D conversions on trigger e vent can also be done. Operation of CCP1 could be affected if it is using the same ti mer as a time base. Compare Capture CCP1 can be configured for the Special Event Trigger to reset TM R1 or TMR3 (depending upon which time base is used). Operation of CCP2 could be affected if it is using the same timer as a time base. Compare Compare Either module can be configured for the Special Event Trigger to reset the time base. Automatic A/D conversions on CCP2 trigger event can be done. Conflicts may occur if both modules are using the same time base. Capture PWM(1) None Compare PWM(1) None PWM(1) Capture None PWM(1) Compare None PWM(1) PWM Both PWMs will have the same frequency and update rate (TMR2 interrup t). Note 1: Includes standard and Enhanced PWM operation. DS39626B-page 140 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 15.2 Capture Mode In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following: every falling edge every rising edge every 4th rising edge every 16th rising edge The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value. 15.2.1 CCP PIN CONFIGURATION In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit. Note: If RB3/CCP2 or RC1/CCP2 is configured as an output, a write to the port can cause a capture condition. 15.2.2 TIMER1/TIMER3 MODE SELECTION The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 15.1.1 CCP Modules and Timer Resources ). 15.2.3 SOFTWARE INTERRUPT When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode. 15.2.4 CCP PRESCALER There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the CCP module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter. Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the

recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the false interrupt. EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP2 SHOWN) CLRF CCP2CON ; Turn CCP module off MOVLW NEW_CAPT_PS ; Load WREG with the ; new prescaler mode ; value and CCP ON MOVWF CCP2CON ; Load CCP2CON with ; this value FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM CCPR1H CCPR1L TMR1H TMR1L Set CCP1IF TMR3 Enable Q1:Q4 CCP1CON<3:0> CCP1 pin Prescaler 1, 4, 16 and Edge Detect TMR1 Enable T3CCP2 T3CCP2 CCPR2H CCPR2L TMR1H TMR1L Set CCP2IF TMR3 Enable CCP2CON<3:0> CCP2 pin Prescaler 1, 4, 16 TMR3H TMR3L TMR1 Enable T3CCP2 T3CCP1 T3CCP2 T3CCP1 TMR3H TMR3L and

Edge Detect 4 4 4 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 141

PIC18F2525/2620/4525/4620 15.3 Compare Mode 15.3.2 TIMER1/TIMER3 MODE SELECTION In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be: driven high driven low toggled (high-to-low or low-to-high) remain unchanged (that is, reflects the state of the I/O latch) The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set. 15.3.1 CCP PIN CONFIGURATION The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit. Note: Clearing the CCP2CON register will force the RB3 or RC1 compare output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch. Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work. 15.3.3 SOFTWARE INTERRUPT MODE When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set. 15.3.4 SPECIAL EVENT TRIGGER Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011). For either CCP module, the Special Event Trigger resets the timer register pair for whichever timer resource is currently assigned as the module s time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The Special Event Trigger for CCP2 can also start an A/D conversion. In order to do this, the A/D converter must already be enabled. FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM CCPR1H CCPR1L TMR1H TMR1L Comparator QS R Output Logic Special Event Trigger Set CCP1IF CCP1 pin TRIS CCP1CON<3:0> Output Enable TMR3H TMR3L CCPR2H CCPR2L Comparator 1 0 T3CCP2 T3CCP1 Set CCP2IF 1 0 Compare 4 (Timer1/Timer3 Reset) QS R Output Logic Special Event Trigger CCP2 pin TRIS CCP2CON<3:0> Output Enable 4 (Timer1/Timer3 Reset, A/D Trigger) Match Compare Match DS39626B-page 142 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3 Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 RCON IPEN SBOREN(1) RI TO PD POR BOR 48 PIR1 PSPIF(2) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(2) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(2) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 PIR2 OSCFIF CMIF EEIF BCLIF HLVDIF TMR3IF CCP2IF 52 PIE2 OSCFIE CMIE EEIE BCLIE HLVDIE TMR3IE CCP2IE 52 IPR2 OSCFIP CMIP EEIP BCLIP HLVDIP TMR3IP CCP2IP 52 TRISB PORTB Data Direction Control Register 52 TRISC PORTC Data Direction Control Register 52 TMR1L Timer1 Register Low Byte 50 TMR1H Timer1 Register High Byte 50 T1CON RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 50 TMR3H Timer3 Register High Byte 51 TMR3L Timer3 Register Low Byte 51 T3CON RD16 T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS TMR3ON 51 CCPR1L Capture/Compare/PWM Register 1 Low Byte 51 CCPR1H Capture/Compare/PWM Register 1 High Byte 51 CCP1CON P1M1(2) P1M0(2) DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 51 CCPR2L Capture/Compare/PWM Register 2 Low Byte 51 CCPR2H Capture/Compare/PWM Register 2 High Byte 51 CCP2CON DC2B1 DC2B0 CCP2M3 CCP2M2 CCP2M1 CCP2M0 51 Legend: = unimplemented, read as 0 . Shaded cells are not used by Capture/Compare, Timer1 or Timer3. Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bi ts = 01; otherwise, it is disabled and reads as 0 . See Section 4.4 Brown-out Reset (BOR) . 2: These bits are unimplemented on 28-pin devices and read as 0 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 143

PIC18F2525/2620/4525/4620 15.4 PWM Mode 15.4.1 PWM PERIOD In Pulse-Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP2 pin is multiplexed with a PORTB or PORTC data latch, the appropriate TRIS bit must be cleared to make the CCP2 pin an output. Note: Clearing the CCP2CON register will force the RB3 or RC1 output latch (depending on device configuration) to the default low level. This is not the PORTB or PORTC I/O data latch. Figure 15-3 shows a simplified block diagram of the CCP module in PWM mode. For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 15.4.4 Setup for PWM Operation . FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM A PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period). FIGURE 15-4: PWM OUTPUT CCPRxL CCPRxH (Slave) Comparator TMR2 Comparator PR2 (Note 1) R Q S Duty Cycle Registers CCPxCON<5:4> Clear Timer, CCP1 pin and latch D.C. Note 1: The 8-bit TMR2 value is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler, to create the 10-bit time base. CCPx Output Corresponding TRIS bit The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula: EQUATION 15-1:

PWM Period = [(PR2) + 1] (TMR2 Prescale Value)

TOSC

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle: TMR2 is cleared The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set) The PWM duty cycle is latched from CCPRxL into CCPRxH Note: The Timer2 postscalers (see Section 13.0 Timer2 Module ) are not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output. 15.4.2 PWM DUTY CYCLE The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time: EQUATION 15-2: PWM Duty Cycle = (CCPRXL:CCPXCON<5:4>) TOSC (TMR2 Prescale Value) CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR2H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register. Period Duty Cycle TMR2 = PR2 TMR2 = Duty Cycle TMR2 = PR2 DS39626B-page 144 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 The CCPR2H register and a 2-bit internal latch are EQUATION 15-3: FOSC .. log --------------.FPWM . PWM Resolution (max) = -----------------------------bits 2 log () used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPRxH and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP2 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the equation: Note: If the PWM duty cycle value is longer than the PWM period, the CCP2 pin will not be cleared. TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz PWM Frequency 2.44 kHz 9.77 kHz 39.06 kHz 156.25 kHz 312.50 kHz 416.67 kHz Timer Prescaler (1, 4, 16) 16 4 1 1 1 1 PR2 Value FFh FFh FFh 3Fh 1Fh 17h Maximum Resolution (bits) 10 10 10 8 7 6.58 15.4.3 PWM AUTO-SHUTDOWN (CCP1 ONLY) The PWM auto-shutdown features of the Enhanced CCP module are also available to CCP1 in 28-pin devices. The operation of this feature is discussed in detail in

Section 16.4.7

Enhanced PWM Auto-Shutdown .

Auto-shutdown features are not available for CCP2. 15.4.4 SETUP FOR PWM OPERATION The following steps should be taken when configuring the CCP module for PWM operation: 1. Set the PWM period by writing to the PR2 register. 2. Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits. 3. Make the CCPx pin an output by clearing the appropriate TRIS bit. 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON. 5. Configure the CCPx module for PWM operation. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 145

PIC18F2525/2620/4525/4620 TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2 Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 RCON IPEN SBOREN(1) RI TO PD POR BOR 48 PIR1 PSPIF(2) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(2) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(2) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 TRISB PORTB Data Direction Control Register 52 TRISC PORTC Data Direction Control Register 52 TMR2 Timer2 Register 50 PR2 Timer2 Period Register 50 T2CON T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0 50 CCPR1L Capture/Compare/PWM Register 1 Low Byte 51 CCPR1H Capture/Compare/PWM Register 1 High Byte 51 CCP1CON P1M1(2) P1M0(2) DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 51 CCPR2L Capture/Compare/PWM Register 2 Low Byte 51 CCPR2H Capture/Compare/PWM Register 2 High Byte 51 CCP2CON DC2B1 DC2B0 CCP2M3 CCP2M2 CCP2M1 CCP2M0 51 ECCP1AS ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1(2) PSSBD0(2) 51 PWM1CON PRSEN PDC6(2) PDC5(2) PDC4(2) PDC3(2) PDC2(2) PDC1(2) PDC0(2) 51 Legend: = unimplemented, read as 0 . Shaded cells are not used by PWM or Timer2. Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bi ts = 01; otherwise, it is disabled and reads as 0 . See Section 4.4 Brown-out Reset (BOR) . 2: These bits are unimplemented on 28-pin devices and read as 0 . DS39626B-page 146 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 16.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE Note: The ECCP module is implemented only in 40/44-pin devices. In PIC18F4525/4620 devices, CCP1 is implemented as a standard CCP module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user selectable polarity, dead-band control and automatic shutdown and restart. The Enhanced features are discussed in detail in Section 16.4 Enhanced PWM Mode . Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module. The control register for the Enhanced CCP module is shown in Register 16-1. It differs from the CCPxCON registers in PIC18F2525/2620 devices in that the two Most Significant bits are implemented to control PWM functionality. REGISTER 16-1: CCP1CON REGISTER (ECCP1 MODULE, 40/44-PIN DEVICES) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 bit 7 bit 0 bit 7-6 P1M1:P1M0: Enhanced PWM Output Configuration bits If CCP1M3:CCP1M2 = 00, 01, 10: xx = P1A assigned as Capture/Compare input/output; P1B, P1C, P1D assigned as por t pins If CCP1M3:CCP1M2 = 11: 00 = Single output: P1A modulated; P1B, P1C, P1D assigned as port pins 01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive 10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D ass igned as port pins 11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive bit 5-4 DC1B1:DC1B0: PWM Duty Cycle bit 1 and bit 0 Capture mode: Unused.

Compare mode: Unused. PWM mode: These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L. bit 3-0 CCP1M3:CCP1M0: Enhanced CCP Mode Select bits 0000 = Capture/Compare/PWM off (resets ECCP module) 0001 = Reserved 0010 = Compare mode, toggle output on match 0011 = Capture mode 0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge 1000 = Compare mode, initialize CCP1 pin low, set output on compare match (set C CP1IF) 1001 = Compare mode, initialize CCP1 pin high, clear output on compare match (se t CCP1IF) 1010 = Compare mode, generate software interrupt only, CCP1 pin reverts to I/O s tate 1011 = Compare mode, trigger special event (ECCP resets TMR1 or TMR3, sets CC1IF bit) 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown . 2004 Microchip Technology Inc. Preliminary DS39626B-page 147

PIC18F2525/2620/4525/4620 In addition to the expanded range of modes available through the CCP1CON and ECCP1AS registers, the ECCP module has an additional register associated with Enhanced PWM operation and auto-shutdown features; it is: PWM1CON (Dead-band delay) 16.1 ECCP Outputs and Configuration The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTC and PORTD. The outputs that are active depend on the CCP operating mode selected. The pin assignments are summarized in Table 16-1. To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits. The appropriate TRISC and TRISD direction bits for the port pins must also be set as outputs. 16.1.1 ECCP MODULES AND TIMER RESOURCES Like the standard CCP modules, the ECCP module can utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and Enhanced CCP modules are identical to those described for standard CCP modules. Additional details on timer resources are provided in Section 15.1.1 Resources . CCP Modules and Timer

16.2 Capture and Compare Modes Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP module are identical in operation to that of CCP2. These are discussed in detail in Section 15.2 Capture Mode and Section 15.3 Compare Mode . No changes are required when moving between 28-pin and 40/44-pin devices. 16.2.1 SPECIAL EVENT TRIGGER The Special Event Trigger output of ECCP1 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3. 16.3 Standard PWM Mode When configured in Single Output mode, the ECCP

module functions identically to the standard CCP module in PWM mode, as described in Section 15.4 PWM Mode . This is also sometimes referred to as Compatible CCP mode, as in Table 16-1. Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 15.4.4 Setup for PWM Operation or Section 16.4.9 Setup for PWM Operation . The latter is more generic and will work for either single or multi-output PWM. TABLE 16-1: PIN ASSIGNMENTS FOR VARIOUS ECCP1 MODES ECCP Mode CCP1CON Configuration RC2 RD5 RD6 RD7 All 40/44-pin devices: Compatible CCP 00xx 11xx CCP1 RD5/PSP5 RD6/PSP6 RD7/PSP7 Dual PWM 10xx 11xx P1A P1B RD6/PSP6 RD7/PSP7 Quad PWM x1xx 11xx P1A P1B P1C P1D Legend: x = Don t care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode. DS39626B-page 148 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 16.4 Enhanced PWM Mode 16.4.1 PWM PERIOD The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module s output mode and polarity are configured by setting the P1M1:P1M0 and CCP1M3:CCP1M0 bits of the CCP1CON register. Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Delay register, PWM1CON, which is loaded at either the duty cycle boundary or the period boundary (whichever comes first). Because of the buffering, the module waits until the assigned timer resets, instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 TOSC). As before, the user must manually configure the appropriate TRIS bits for output. The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation. EQUATION 16-1: PWM Period = [(PR2) + 1] (TMR2 Prescale Value) 4 TOSC

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle: TMR2 is cleared The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set) The PWM duty cycle is copied from CCPR1L into CCPR1H Note: The Timer2 postscaler (see Section 13.0 Timer2 Module ) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE CCPR1L CCPR1H (Slave) Comparator TMR2 Comparator PR2 (Note 1) R Q S Duty Cycle Registers CCP1CON<5:4> Clear Timer, set CCP1 pin and latch D.C. Note: The 8-bit TMR2 register is concatenated with the 2-bit internal Q clock, o r 2 bits of the prescaler, to create the 10-bit time base. TRISx<x> CCP1/P1A TRISx<x> P1B TRISx<x> TRISx<x> P1D Output Controller P1M1<1:0> 2 CCP1M<3:0> 4 PWM1CON CCP1/P1A P1B P1C P1D P1C . 2004 Microchip Technology Inc. Preliminary DS39626B-page 149

PIC18F2525/2620/4525/4620 16.4.2 PWM DUTY CYCLE EQUATION 16-3: The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The PWM duty cycle is calculated by the following equation. EQUATION 16-2: PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) TOSC (TMR2 Prescale Value) CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register. The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation. 16.4.3 PWM OUTPUT CONFIGURATIONS The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations: Single Output Half-Bridge Output Full-Bridge Output, Forward mode Full-Bridge Output, Reverse mode The Single Output mode is the standard PWM mode discussed in Section 16.4 Enhanced PWM Mode . The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow. The general relationship of the outputs in all configurations is summarized in Figure 16-2. (FOSC ) log FPWM bits PWM Resolution (max) =

log(2) Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared. TABLE 16-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz PWM Frequency 2.44 kHz 9.77 kHz 39.06 kHz 156.25 kHz 312.50 kHz 416.67 kHz Timer Prescaler (1, 4, 16) 16 4 1 1 1 1 PR2 Value FFh FFh FFh 3Fh 1Fh 17h Maximum Resolution (bits) 10 10 10 8 7 6.58 DS39626B-page 150 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 16-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE) 0 Period 00 10 01 11 SIGNAL PR2 + 1 CCP1CON <7:6> P1A Modulated P1A Modulated P1B Modulated P1A Active P1B Inactive P1C Inactive P1D Modulated P1A Inactive P1B Modulated P1C Active P1D Inactive Duty Cycle (Single Output) (Half-Bridge) (Full-Bridge, Forward) (Full-Bridge, Reverse) Delay(1) Delay(1) FIGURE 16-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE) 0 Period 00 10 01 11 SIGNAL PR2 + 1 CCP1CON <7:6> P1A Modulated P1A Modulated P1B Modulated P1A Active P1B Inactive P1C Inactive P1D Modulated P1A Inactive P1B Modulated P1C Active P1D Inactive Duty

Cycle (Single Output) (Half-Bridge) (Full-Bridge, Forward) (Full-Bridge, Reverse) Delay(1) Delay(1) Relationships: Period = 4 * TOSC * (PR2 + 1) * (TMR2 Prescale Value) Duty Cycle = TOSC * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 Prescale Value) Delay = 4 * TOSC * (PWM1CON<6:0>) Note 1: Dead-band delay is programmed using the PWM1CON register (see Section 16 .4.6 Programmable Dead-Band Delay ). . 2004 Microchip Technology Inc. Preliminary DS39626B-page 151

PIC18F2525/2620/4525/4620 16.4.4 HALF-BRIDGE MODE In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 16-4). This mode can be used for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power switches are being modulated with two PWM signals. In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC6:PDC0, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See Section 16.4.6 Programmable Dead-Band Delay for more details of the dead-band delay operations. Since the P1A and P1B outputs are multiplexed with the PORTC<2> and PORTD<5> data latches, the TRISC<2> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs. FIGURE 16-4: HALF-BRIDGE PWM OUTPUT Period Duty Cycle td td (1) P1A(2) P1B(2) td = Dead-Band Delay Period (1) (1) Note 1: At this time, the TMR2 register is equal to the PR2 register. 2: Output signals are shown as active-high. FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS DS39626B-page 152 Preliminary .2004 Microchip Technology Inc. PIC18F4X2X P1A P1B FET Driver FET Driver V+ VLoad + V

+ V FET Driver FET Driver V+ VLoad FET Driver FET Driver PIC18F4X2X P1A P1B Standard Half-Bridge Circuit ( Push-Pull ) Half-Bridge Output Driving a Full-Bridge Circuit

PIC18F2525/2620/4525/4620 16.4.5 FULL-BRIDGE MODE In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 16-6. FIGURE 16-6: FULL-BRIDGE PWM OUTPUT P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2> and PORTD<7:5> data latches. The TRISC<2> and TRISD<7:5> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs. Period Duty Cycle P1A(2) P1B(2) P1C(2) P1D(2) Forward Mode (1) Period Duty Cycle P1A(2) P1C(2) P1D(2) P1B(2) Reverse Mode (1) (1)(1) Note 1: At this time, the TMR2 register is equal to the PR2 register. 2: Output signal is shown as active-high. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 153

PIC18F2525/2620/4525/4620 FIGURE 16-7: EXAMPLE OF FULL-BRIDGE APPLICATION P1A P1C FET Driver FET Driver V+ VLoad FET Driver FET Driver P1B P1D QA QB QD QCPIC18F4X2X 16.4.5.1 Direction Change in Full-Bridge Mode In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows user to control the forward/ reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle. Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of 4 TOSC * (Timer2 Prescale Value) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPS1:T2CKPS0 bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8. Note that in the Full-Bridge Output mode, the CCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true: 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%. 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time. Figure 16-9 shows an example where the PWM direction changes from forward to reverse at a near

100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 16-7), for the duration of t . The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward. If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met: 1. Reduce PWM for a PWM period before changing directions. 2. Use switch drivers that can drive the switches off faster than they can drive them on. Other options to prevent shoot-through current may exist. DS39626B-page 154 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 16-8: PWM DIRECTION CHANGE DC Period(1) SIGNAL Note 1: The direction bit in the CCP1 Control register (CCP1CON<7>) is written a ny time during the PWM cycle. 2: When changing directions, the P1A and P1C signals switch before the end of th e current PWM cycle at intervals of 4 TOSC, 16 TOSC or 64 TOSC, depending on the Timer2 prescaler value. The modu lated P1B and P1D signals are inactive at this time. Period (Note 2) P1A (Active-High) P1B (Active-High) P1C (Active-High) P1D (Active-High) DC FIGURE 16-9: PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE Forward Period Reverse Period P1A(1) tON(2) tOFF(3) t = tOFF tON(2,3) P1B(1) P1C(1) P1D(1) External Switch D(1) Potential Shoot-Through Current(1) Note 1: All signals are shown as active-high. 2: tON is the turn-on delay of power switch QC and its driver. 3: tOFF is the turn-off delay of power switch QD and its driver. External Switch C(1) t1 DC DC . 2004 Microchip Technology Inc. Preliminary DS39626B-page 155

PIC18F2525/2620/4525/4620 16.4.6 PROGRAMMABLE DEAD-BAND DELAY Note: Programmable dead-band delay is not implemented in 28-pin devices with standard CCP modules. In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shootthrough current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off. In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the nonactive state to the active state. See Figure 16-4 for illustration. Bits PDC6:PDC0 of the PWM1CON register (Register 16-2) set the delay period in terms of microcontroller instruction cycles (TCY or 4 TOSC). These bits are not available on 28-pin devices as the standard CCP module does not support half-bridge operation. 16.4.7 ENHANCED PWM AUTO-SHUTDOWN When the CCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs. A shutdown event can be caused by either of the comparator modules, a low level on the Fault input pin (FLT0) or any combination of these three sources. The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low digital signal on FLT0 can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The autoshutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (ECCP1AS<6:4>). When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/

P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states. The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared. If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period. Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active. REGISTER 16-2: PWM1CON: PWM CONFIGURATION REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 PRSEN: PWM Restart Enable bit 1= Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown ev ent goes away; the PWM restarts automatically 0= Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM bit 6-0 PDC6:PDC0: PWM Delay Count bits(1) Delay time, in number of FOSC/4 (4 * TOSC) cycles, between the scheduled and act ual time for a PWM signal to transition to active. Note 1: Unimplemented on 28-pin devices; bits read 0 . Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown DS39626B-page 156 Preliminary . 2004 Microchip Technology Inc. PRSEN PDC6(1) PDC5(1) PDC4(1) PDC3(1) PDC2(1) PDC1(1) PDC0(1)

PIC18F2525/2620/4525/4620 REGISTER 16-3: ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 ECCPASE: ECCP Auto-Shutdown Event Status bit 1 = A shutdown event has occurred; ECCP outputs are in shutdown state 0 = ECCP outputs are operating bit 6-4 ECCPAS2:ECCPAS0: ECCP Auto-Shutdown Source Select bits 111 = FLT0 or Comparator 1 or Comparator 2 110 = FLT0 or Comparator 2 101 = FLT0 or Comparator 1 100 =FLT0 011 = Either Comparator 1 or 2 010 = Comparator 2 output 001 = Comparator 1 output 000 = Auto-shutdown is disabled bit 3-2 PSSAC1:PSSAC0: Pins A and C Shutdown State Control bits 1x = Pins A and C are tri-state (40/44-pin devices); PWM output is tri-state (28-pin devices) 01 = Drive Pins A and C to 1 00 = Drive Pins A and C to 0 bit 1-0 PSSBD1:PSSBD0: Pins B and D Shutdown State Control bits(1) 1x = Pins B and D tri-state 01 = Drive Pins B and D to 1 00 = Drive Pins B and D to 0 Note1:Unimplemented on 28-pin devices; bits read as 0 . Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1(1) PSSBD0(1) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 157

PIC18F2525/2620/4525/4620 16.4.7.1 Auto-Shutdown and Automatic Restart The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the PWM1CON register (PWM1CON<7>). In Shutdown mode with PRSEN = 1 (Figure 16-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If PRSEN = 0 (Figure 16-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period. Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active. Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists. The Auto-Shutdown mode can be forced by writing a 1 to the ECCPASE bit. 16.4.8 START-UP CONSIDERATIONS When the ECCP module is used in the PWM mode, the application hardware must use the proper external pullup and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the off state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s). The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits. The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the

proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins. FIGURE 16-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED) Shutdown PWM ECCPASE bit Activity Event PWM Period PWM Period PWM Period Duty Cycle Dead Time Duty Cycle Dead Time Duty Cycle Dead Time FIGURE 16-11: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED) DS39626B-page 158 Preliminary .2004 Microchip Technology Inc. Shutdown PWM ECCPASE bit Activity Event PWM Period PWM Period PWM Period ECCPASE Cleared by Firmware Duty Cycle Dead Time Duty Cycle Duty Cycle Dead Time Dead Time

PIC18F2525/2620/4525/4620 16.4.9 SETUP FOR PWM OPERATION The following steps should be taken when configuring the ECCP module for PWM operation: 1. Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits. 2. Set the PWM period by loading the PR2 register. 3. If Auto-Shutdown is required do the following: Disable Auto-Shutdown (ECCP1AS = 0) Configure source (FLT0, Comparator 1 or Comparator 2) Wait for non-shutdown condition 4. Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values: Select one of the available output configurations and direction with the P1M1:P1M0 bits. Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits. 5. Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits. 6. For Half-Bridge Output mode, set the deadband delay by loading PWM1CON<6:0> with the appropriate value. 7. If auto-shutdown operation is required, load the ECCP1AS register: Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits. Select the shutdown states of the PWM output pins using the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits. Set the ECCPASE bit (ECCP1AS<7>). Configure the comparators using the CMCON register. Configure the comparator inputs as analog inputs. 8. If auto-restart operation is required, set the

PRSEN bit (PWM1CON<7>). 9. Configure and start TMR2: Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>). Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>). Enable Timer2 by setting the TMR2ON bit (T2CON<2>). 10. Enable PWM outputs after a new PWM cycle has started: Wait until TMRn overflows (TMRnIF bit is set). Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits. Clear the ECCPASE bit (ECCP1AS<7>). 16.4.10 OPERATION IN POWER MANAGED MODES In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately. In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power managed modes, the selected power managed mode clock will clock Timer2. Other power managed mode clocks will most likely be different than the primary clock frequency. 16.4.10.1 Operation with Fail-Safe Clock Monitor If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the Power Managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock. See the previous section for additional details. 16.4.11 EFFECTS OF A RESET Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states. This forces the Enhanced CCP module to reset to a state compatible with the standard CCP module.

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 159

PIC18F2525/2620/4525/4620 TABLE 16-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3 Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 RCON IPEN SBOREN(1) RI TO PD POR BOR 48 PIR1 PSPIF(2) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(2) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(2) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 PIR2 OSCFIF CMIF EEIF BCLIF HLVDIF TMR3IF CCP2IF 52 PIE2 OSCFIE CMIE EEIE BCLIE HLVDIE TMR3IE CCP2IE 52 IPR2 OSCFIP CMIP EEIP BCLIP HLVDIP TMR3IP CCP2IP 52 TRISB PORTB Data Direction Control Register 52 TRISC PORTC Data Direction Control Register 52 TRISD PORTD Data Direction Control Register 52 TMR1L Timer1 Register Low Byte 50 TMR1H Timer1 Register High Byte 50 T1CON RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 50 TMR2 Timer2 Register 50 T2CON T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0 50 PR2 Timer2 Period Register 50 TMR3L Timer3 Register Low Byte 51 TMR3H Timer3 Register High Byte 51 T3CON RD16 T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS TMR3ON 51 CCPR1L Capture/Compare/PWM Register 1 Low Byte 51 CCPR1H Capture/Compare/PWM Register 1 High Byte 51 CCP1CON P1M1(2) P1M0(2) DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0 51 ECCP1AS ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1(2) PSSBD0(2) 51 PWM1CON PRSEN PDC6(2) PDC5(2) PDC4(2) PDC3(2) PDC2(2) PDC1(2) PDC0(2) 51 Legend: = unimplemented, read as 0 . Shaded cells are not used during ECCP operatio n. Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bi ts = 01; otherwise, it is disabled and reads as 0 . See Section 4.4 Brown-out Reset (BOR) . 2: These bits are unimplemented on 28-pin devices; always maintain these bits cl ear. DS39626B-page 160 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.0 MASTER SYNCHRONOUS 17.3 SPI Mode SERIAL PORT (MSSP) MODULE 17.1 Master SSP (MSSP) Module Overview The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes: Serial Peripheral Interface (SPI) Inter-Integrated Circuit (I2C) -Full Master mode -Slave mode (with general address call) The I2C interface supports the following modes in hardware: Master mode Multi-Master mode Slave mode 17.2 Control Registers The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I2C mode. Additional details are provided under the individual sections. The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four SPI modes are supported. To accomplish communication, typically three pins are used: Serial Data Out (SDO) Serial Data In (SDI) RC5/SDO RC4/SDI/SDA

Serial Clock (SCK) RC3/SCK/SCL Additionally, a fourth pin may be used when in a Slave mode of operation: Slave Select (SS) RA5/AN4/SS/HLVDIN/C2OUT Figure 17-1 shows the block diagram of the MSSP

module when operating in SPI mode. FIGURE 17-1: MSSP BLOCK DIAGRAM (SPI MODE) ( ) Read Write Internal Data Bus SSPSR reg SSPM3:SSPM0 bit 0 Shift Clock SS Control Enable Edge Select Clock Select TMR2 Output TOSC Prescaler 4, 16, 64 2 Edge Select 2 4 Data to TX/RX in SSPSR TRIS bit 2 SMP:CKE RC5/SDO SSPBUF reg RC4/SDI/SDA RA5/AN4/SS/ RC3/SCK/ SCL HLVDIN/C2OUT . 2004 Microchip Technology Inc. Preliminary DS39626B-page 161

PIC18F2525/2620/4525/4620 17.3.1 REGISTERS The MSSP module has four registers for SPI mode operation. These are: MSSP Control Register 1 (SSPCON1) MSSP Status Register (SSPSTAT) Serial Receive/Transmit Buffer Register (SSPBUF) MSSP Shift Register (SSPSR) Not directly accessible SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from. In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set. During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR. REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE) R/W-0 R/W-0 R-0 R-0 R-0 R-0 R-0 R-0 bit 7 bit 0 bit 7 SMP: Sample bit SPI Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode. bit 6 CKE: SPI Clock Select bit 1 = Transmit occurs on transition from active to Idle clock state 0 = Transmit occurs on transition from Idle to active clock state Note: Polarity of clock state is set by the CKP bit (SSPCON1<4>). bit 5 D/A: Data/Address bit Used in I2C mode only. bit 4 P: Stop bit Used in I2C mode only. This bit is cleared when the MSSP module is disabled, SSP EN is cleared. bit 3 S: Start bit Used in I2C mode only. bit 2 R/W: Read/Write Information bit Used in I2C mode only.

bit 1 UA: Update Address bit Used in I2C mode only. bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown SMP CKE D/A P S R/W UA BF DS39626B-page 162 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 bit 7 bit 0 bit 7 WCOL: Write Collision Detect bit (Transmit mode only) 1 = The SSPBUF register is written while it is still transmitting the previous w ord (must be cleared in software) 0 = No collision bit 6 SSPOV: Receive Overflow Indicator bit SPI Slave mode: 1 = A new byte is received while the SSPBUF register is still holding the previo us data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. T he user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow Note: In Master mode, the overflow bit is not set since eachtransmission) is ini tiated by writing to the SSPBUF register. new reception (and bit 5 SSPEN: Synchronous Serial Port Enable bit 1 = Enables serial port and configures SCK, SDO, SDI and SS as serial port pins 0 = Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = FOSC/64 0001 = SPI Master mode, clock = FOSC/16 0000 = SPI Master mode, clock = FOSC/4 Note: Bit combinations not specifically listed here are either reserved or imple mented in I2C mode only. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown . 2004 Microchip Technology Inc. Preliminary DS39626B-page 163

PIC18F2525/2620/4525/4620 17.3.2 OPERATION reading the data that was just received. Any write to the When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified: Master mode (SCK is the clock output) Slave mode (SCK is the clock input) Clock Polarity (Idle state of SCK) Data Input Sample Phase (middle or end of data output time) Clock Edge (output data on rising/falling edge of SCK) Clock Rate (Master mode only) Slave Select mode (Slave mode only) The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully. When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission. The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register.

Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions. EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER LOOP BTFSS SSPSTAT, BF ;Has data been received (transmit complete)? BRA LOOP ;No MOVF SSPBUF, W ;WREG reg = contents of SSPBUF MOVWF RXDATA ;Save in user RAM, if data is meaningful MOVF TXDATA, W ;W reg = contents of TXDATA MOVWF SSPBUF ;New data to xmit DS39626B-page 164 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.3.3 ENABLING SPI I/O To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows: SDI is automatically controlled by the SPI module SDO must have TRISC<5> bit cleared SCK (Master mode) must have TRISC<3> bit cleared SCK (Slave mode) must have TRISC<3> bit set SS must have TRISA<5> bit set Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. 17.3.4 TYPICAL CONNECTION Figure 17-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission: Master sends data Master sends data Slave sends dummy data Slave sends data

Master sends dummy data Slave sends data FIGURE 17-2: SPI MASTER/SLAVE CONNECTION Serial Input Buffer (SSPBUF) Shift Register (SSPSR) MSb LSb SDO SDI PROCESSOR 1 SCK SPI Master SSPM3:SSPM0 = 00xxb Serial Input Buffer

(SSPBUF) Shift Register (SSPSR) LSb MSb SDI SDO PROCESSOR 2 SCK SPI Slave SSPM3:SSPM0 = 010xb Serial Clock . 2004 Microchip Technology Inc. Preliminary DS39626B-page 165

PIC18F2525/2620/4525/4620 17.3.5 MASTER MODE The clock polarity is selected by appropriately The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 17-2) is to broadcast data by the software protocol. In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI operation is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a Line Activity Monitor mode. programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 17-3, Figure 17-5 and Figure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following: FOSC/4 (or TCY) FOSC/16 (or 4 TCY) FOSC/64 (or 16 TCY) Timer2 output/2 This allows a maximum data rate (at 40 MHz) of 10.00 Mbps. Figure 17-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown. FIGURE 17-3: SPI SCK (CKP = 0 SCK (CKP = 1 SCK (CKP = 0 SCK (CKP = 1 4 Clock Modes Input Sample Input Sample SDI bit 7 bit 0 MODE WAVEFORM (MASTER MODE)

SDO bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 bit 7 SDI SSPIF (SMP = 1) (SMP = 0) (SMP = 1) CKE = 1) CKE = 0) CKE = 1) CKE = 0) (SMP = 0) Write to SSPBUF SSPSR to SSPBUF SDO bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 (CKE = 0) (CKE = 1) Next Q4 Cycle after Q2. bit 0 DS39626B-page 166 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.3.6 SLAVE MODE In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set. Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>). While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications. While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep. 17.3.7 SLAVE SELECT SYNCHRONIZATION The SS pin allows a Synchronous Slave mode. The SPI operation must be in Slave mode with the SS pin control enabled (SSPCON1<3:0> = 04h). When the SS pin is low, transmission and reception are enabled and the SDO pin is driven. When the SS pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application. Note 1: When the SPI interface is in Slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the SS pin is set to VDD. 2: If the SPI interface is used in Slave mode with CKE set, then the SS pin control must be enabled. When the SPI module resets, the bit counter is forced to 0 . This can be done by either forcing the SS pin to a high level or clearing the SSPEN bit. To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict. FIGURE 17-4: SLAVE SYNCHRONIZATION WAVEFORM SCK

(CKP = 1 SCK (CKP = 0 Input Sample SDI bit 7 SDO bit 7 bit 6 bit 7 SSPIF Interrupt (SMP = 0) CKE = 0) CKE = 0) (SMP = 0) Write to SSPBUF SSPSR to SSPBUF SS Flag bit 0 bit 7 bit 0 Next Q4 Cycle after Q2. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 167

PIC18F2525/2620/4525/4620 FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

SCK (CKP = 1 SCK (CKP = 0 Input Sample SDI bit 7 SDO bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 SSPIF Interrupt (SMP = 0) CKE = 0) CKE = 0) (SMP = 0) Write to SSPBUF SSPSR to SSPBUF SS Flag Optional Next Q4 Cycle after Q2. bit 0 FIGURE 17-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1) SCK (CKP = 1 SCK (CKP = 0 Input Sample SDI bit 7 bit 0 SDO bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 SSPIF Interrupt (SMP = 0) CKE = 1) CKE = 1) (SMP = 0) Write to SSPBUF SSPSR to SSPBUF SS Flag Not Optional Next Q4 Cycle after Q2. DS39626B-page 168 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.3.8 OPERATION IN POWER MANAGED MODES In SPI Master mode, module clocks may be operating at a different speed than when in full power mode. In the case of Sleep mode, all clocks are halted. In idle modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTOSC source. See Section 2.7 Clock Sources and Oscillator Switching for additional information. In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system. If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled. If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data. In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power managed mode and data to be shifted into the SPI Transmit/ Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device. 17.3.9 EFFECTS OF A RESET A Reset disables the MSSP module and terminates the current transfer. 17.3.10 BUS MODE COMPATIBILITY Table 17-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits. TABLE 17-1: SPI BUS MODES Standard SPI Mode Control Bits State Terminology CKP CKE 0, 0 0 1 0, 1 0 0 1, 0 1 1 1, 1 1 0

There is also an SMP bit which controls when the data is sampled. TABLE 17-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 TRISA TRISA7(2) TRISA6(2) PORTA Data Direction Control Register 52 TRISC PORTC Data Direction Control Register 52 SSPBUF SSP Receive Buffer/Transmit Register 50 SSPCON1 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 50 SSPSTAT SMP CKE D/A P S R/W UA BF 50 Legend: Shaded cells are not used by the MSSP in SPI mode. Note 1: These bits are unimplemented on 28-pin devices and read as 0 . 2: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as 0 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 169

PIC18F2525/2620/4525/4620 17.4 I2C Mode 17.4.1 REGISTERS The MSSP module in I2C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing. Two pins are used for data transfer: Serial clock (SCL) RC3/SCK/SCL

Serial data (SDA) RC4/SDI/SDA The user must configure these pins as inputs or outputs through the TRISC<4:3> bits. FIGURE 17-7: MSSP BLOCK DIAGRAM (I2C MODE) Read Write SSPSR reg Match Detect SSPADD reg Start and Stop bit Detect SSPBUF reg Internal Data Bus Addr Match Set, Reset S, P bits (SSPSTAT reg) RC3/SCK/SCL RC4/SDI/ Shift Clock MSb SDA LSb The MSSP module has six registers for I2C operation. These are: MSSP Control Register 1 (SSPCON1) MSSP Control Register 2 (SSPCON2) MSSP Status Register (SSPSTAT) Serial Receive/Transmit Buffer Register (SSPBUF) MSSP Shift Register (SSPSR) Not directly

accessible MSSP Address Register (SSPADD) SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from. SSPADD register holds the slave device address when the SSP is configured in I2C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value. In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set. During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR. DS39626B-page 170 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 17-3: SSPSTAT: MSSP STATUS REGISTER (I2C MODE) R/W-0 R/W-0 R-0 R-0 R-0 R-0 R-0 R-0 SMP CKE D/A P S R/W UA BF bit 7 bit 0 bit 7 SMP: Slew Rate Control bit In Master or Slave mode: 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz) bit 6 CKE: SMBus Select bit In Master or Slave mode: 1 = Enable SMBus specific inputs 0 = Disable SMBus specific inputs bit 5 D/A: Data/Address bit In Master mode: Reserved. In Slave mode: 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address bit 4 P: Stop bit 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last Note: This bit is cleared on Reset and when SSPEN is cleared. bit 3 S: Start bit 1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last Note: This bit is cleared on Reset and when SSPEN is cleared. bit 2 R/W: Read/Write Information bit (I2C mode only) In Slave mode: 1 = Read 0 = Write Note:

This bit holds the R/W bit information following the last address match. This bi t is only valid from the address match to the next Start bit, Stop bit or not ACK bit . In Master mode: 1 = Transmit is in progress 0 = Transmit is not in progress Note: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode. bit UA: 1 = 0 = 1 Update Address bit (10-bit Slave mode only) Indicates that the user needs to update the address in the SSPADD register Address does not need to be updated

bit 0 BF: Buffer Full Status bit In Transmit mode: 1 = SSPBUF is full 0 = SSPBUF is empty In Receive mode: 1 = SSPBUF is full (does not include the ACK and Stop bits) 0 = SSPBUF is empty (does not include the ACK and Stop bits) Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown . 2004 Microchip Technology Inc. Preliminary DS39626B-page 171

PIC18F2525/2620/4525/4620 REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I2C MODE) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 WCOL: Write Collision Detect bit In Master Transmit mode: 1= A write to the SSPBUF register was attempted while the I2C conditions were no t valid for a transmission to be started (must be cleared in software) 0= No collision In Slave Transmit mode: 1= The SSPBUF register is written while it is still transmitting the previous wo rd (must be cleared in software) 0= No collision In Receive mode (Master or Slave modes): This is a don t care bit. bit 6 SSPOV: Receive Overflow Indicator bit In Receive mode: 1= A byte is received while the SSPBUF register is still holding the previous by te (must be cleared in software) 0= No overflow In Transmit mode: This is a don t care bit in Transmit mode. bit 5 SSPEN: Synchronous Serial Port Enable bit 1 = Enables the serial port and configures the SDA and SCL pins as the serial po rt pins 0 = Disables serial port and configures these pins as I/O port pins Note: When enabled, the SDA and SCL pins must be properly configured as input or output. bit 4 CKP: SCK Release Control bit In Slave mode: 1 = Release clock 0 = Holds clock low (clock stretch), used to ensure data setup time In Master mode: Unused in this mode. bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 1111= I2C Slave mode, 10-bit address with Start and Stop bit interrupts enabled 1110= I2C Slave mode, 7-bit address with Start and Stop bit interrupts enabled 1011= I2C Firmware Controlled Master mode (slave Idle) 1000= I2C Master mode, clock = FOSC/(4 * (SSPADD + 1)) 0111= I2C Slave mode, 10-bit address 0110= I2C Slave mode, 7-bit address Bit combinations not specifically listed here are either reserved or implemented in SPI mode only. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 DS39626B-page 172 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I2C MODE) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 GCEN: General Call Enable bit (Slave mode only) 1 = Enable interrupt when a general call address (0000h) is received in the SSPS R 0 = General call address disabled bit 6 ACKSTAT: Acknowledge Status bit (Master Transmit mode only) 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave bit 5 ACKDT: Acknowledge Data bit (Master Receive mode only)(1) 1 = Not Acknowledge 0 = Acknowledge bit 4 ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only)(2) 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bi t. Automatically cleared by hardware. 0 = Acknowledge sequence Idle bit 3 RCEN: Receive Enable bit (Master mode only)(2) 1 = Enables Receive mode for I2C operation 0 = Receive Idle bit 2 PEN: Stop Condition Enable bit (Master mode only)(2) 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardwa re. 0 = Stop condition Idle bit 1 RSEN: Repeated Start Condition Enable bit (Master mode only)(2) 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated Start condition Idle bit 0 SEN: Start Condition Enable/Stretch Enable bit(2) In Master mode: 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardw are. 0 = Start condition Idle In Slave mode: 1 = Clock stretching is enabled for both slave transmit and slave receive (stret ch enabled) 0 = Clock stretching is disabled Note 1: Value that will be transmitted when the user initiates an Acknowledge se quence at the end of a receive. 2: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I2C module is not in the Idle mo de, these bits may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled). Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown GCEN ACKSTAT ACKDT(1) ACKEN(2) RCEN(2) PEN(2) RSEN(2) SEN(2) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 173

PIC18F2525/2620/4525/4620 17.4.2 OPERATION The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>). The SSPCON1 register allows control of the I2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I2C modes to be selected: I2C Master mode clock I2C Slave mode (7-bit address) I2C Slave mode (10-bit address) I2C Slave mode (7-bit address) with Start and Stop bit interrupts enabled I2C Slave mode (10-bit address) with Start and Stop bit interrupts enabled I2C Firmware Controlled Master mode, slave is Idle Selection of any I2C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins. 17.4.3 SLAVE MODE In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter). The I2C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPBUF register with the received value currently in the SSPSR register. Any combination of the following conditions will cause the MSSP module not to give this ACK pulse: The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received. The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received. In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software. The SCL clock input must have a minimum high and low for proper operation. The high and low times of the

I2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101. 17.4.3.1 Addressing Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur: 1. The SSPSR register value is loaded into the SSPBUF register. 2. The Buffer Full bit, BF, is set. 3. An ACK pulse is generated. 4. MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse. In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal 11110 A9 A8 0 , where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter: 1. Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set). 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line). 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF. 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set). 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA. 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF. 7. Receive Repeated Start condition. 8. Receive first (high) byte of address (bits SSPIF

and BF are set). 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF. DS39626B-page 174 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.4.3.2 Reception When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK). When the address byte overflow the no Acknowledge (ACK) pulse condition is defined as either set, or bit SSPOV (SSPCON1<6>) condition exists, then is given. An overflow bit BF (SSPSTAT<0>) is is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte. If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPCON<4>). See Section 17.4.4 Clock Stretching for more detail. 17.4.3.3 Transmission When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 17.4.4 Clock Stretching for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 17-9). The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP. An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of

the ninth clock pulse. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 175

PIC18F2525/2620/4525/4620 FIGURE 17-8: I2C SLAVE MODE TIMING WITH SEN = 0 (RECEPTION, 7-BIT ADDRESS)

SDASCLSSPIFBF (SSPSTAT<0>) SSPOV (SSPCON1<6>) S 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 7 8 9 P A7 A6 A5 A4 A3 A2 A1 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D1 D0 ACKReceiving DataACKReceiving DataR/W = 0ACK Receiving Address Cleared in softwareSSPBUF is read Bus masterterminatestransferSSPOV is setbecause SSPBUF isstill full. ACK is not sent. D26 (PIR1<3>) CKP (CKP does not reset to 0 when SEN = 0) DS39626B-page 176 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 17-9: I2C SLAVE MODE TIMING (TRANSMISSION, 7-BIT ADDRESS) SDASCLSSPIF (PIR1<3>) BF (SSPSTAT<0>) A6 A5 A4 A3 A2 A1 D6 D5 D4 D3 D2 D1 D0 1 2 3 4 5 6 7 8 2 3 4 5 6 7 8 9 SSPBUF is written in software Cleared in software From SSPIF ISR Data insampled S ACK Transmitting DataR/W = 0 ACK Receiving Address A7 D7 9 1 D6 D5 D4 D3 D2 D1 D0 2 3 4 5 6 7 8 9 SSPBUF is written in software Cleared in software From SSPIF ISR Transmitting Data D71 CKP P ACK CKP is set in software CKP is set in software SCL held lowwhile CPUresponds to SSPIF . 2004 Microchip Technology Inc. Preliminary DS39626B-page 177

PIC18F2525/2620/4525/4620 FIGURE 17-10: I2C SLAVE MODE TIMING WITH SEN = 0 (RECEPTION, 10-BIT ADDRESS)

SDASCLSSPIF BF (SSPSTAT<0>) S 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 7 8 9 P 1 1 1 1 0 A9 A8 A7 A6A5 A4A3A2A1 A0 D7 D6 D5 D4 D3 D1 D0 Receive Data Byte ACK R/W = 0ACK Receive First Byte of Address Cleared in software D26 (PIR1<3>) Cleared in software Receive Second Byte of AddressCleared by hardwarewhen SSPADD is updatedwith low byte of address UA (SSPSTAT<1>) Clock is held low untilupdate of SSPADD has taken place UA is set indicating thatthe SSPADD needs to beupdated UA is set indicating thatSSPADD needs to beupdated Cleared by hardware whenSSPADD is updated with highbyte of address SSPBUF is written withcontents of SSPSR Dummy read of SSPBUFto clear BF flag ACK CKP 1 2 3 4 5 7 8 9 D7 D6 D5 D4 D3 D1 D0 Receive Data Byte Bus masterterminatestransfer D26 ACK Cleared in software Cleared in software SSPOV (SSPCON1<6>) SSPOV is setbecause SSPBUF isstill full. ACK is not sent. (CKP does not reset to 0 when SEN = 0) Clock is held low untilupdate of SSPADD has taken place DS39626B-page 178 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 17-11: I2C SLAVE MODE TIMING (TRANSMISSION, 10-BIT ADDRESS)

SDASCLSSPIFBF (SSPSTAT<0>) S 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 7 8 9 P 1 1 1 1 0 A9A8 A7 A6 A5 A4A3A2 A1 A0 1 1 1 1 0 A8 R/W=1ACKACK R/W = 0ACK Receive First Byte of Address Cleared in software Bus masterterminatestransfer A96 (PIR1<3>) Receive Second Byte of AddressCleared by hardware whenSSPADD is updated with low byte of address UA (SSPSTAT<1>) Clock is held low untilupdate of SSPADD has taken place UA is set indicating thatthe SSPADD needs to beupdated UA is set indicating thatSSPADD needs to beupdated Cleared by hardware whenSSPADD is updated with highbyte of address. SSPBUF is written withcontents of SSPSR Dummy read of SSPBUFto clear BF flag Receive First Byte of Address 1 2 3 4 5 7 8 9 D7 D6 D5 D4 D3 D1 ACK D26Transmitting Data Byte D0 Dummy read of SSPBUFto clear BF flag Sr Cleared in software Write of SSPBUFinitiates transmit Cleared in software Completion ofclears BF flag CKP (SSPCON1<4>) CKP is set in softwareCKP is automatically cleared in hardware, holding SCL low Clock is held low untilupdate of SSPADD has taken place data transmission Clock is held low untilCKP is set to 1 third address sequence BF flag is clearat the end of the . 2004 Microchip Technology Inc. Preliminary DS39626B-page 179

PIC18F2525/2620/4525/4620 17.4.4 CLOCK STRETCHING Both 7-bit and 10-bit Slave modes implement automatic clock stretching during a transmit sequence. The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence. 17.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1) In 7-bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to 0 will assert the SCL line low. The CKP bit must be set in the user s ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 17-13). Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur. 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition. 17.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1) In 10-bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to 0 . The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode. Note: If the user polls the UA bit and clears it by updating the SSPADD register before the

falling edge of the ninth clock occurs and if the user hasn t cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence. 17.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode 7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit. The user s ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 17-9). Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur. 2: The CKP bit can be set in software regardless of the state of the BF bit. 17.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the highorder bits of the 10-bit address and the R/W bit set to 1 . After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 17-11). DS39626B-page 180 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.4.4.5 Clock Synchronization and already asserted the SCL line. The SCL output will the CKP bit remain low until the CKP bit is set and all other devices on the I2C bus have deasserted SCL. This When the CKP bit is cleared, the SCL output is forced ensures that a write to the CKP bit will not violate the to 0 . However, clearing the CKP bit will not assert the

minimum high time requirement for SCL (see SCL output low until the SCL output is already Figure 17-12). sampled low. Therefore, the CKP bit will not assert the SCL line until an external I2C master device has FIGURE 17-12: CLOCK SYNCHRONIZATION TIMING SDA SCL DX 1 DX WR Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 SSPCON CKP Master device deasserts clock Master device asserts clock . 2004 Microchip Technology Inc. Preliminary DS39626B-page 181

PIC18F2525/2620/4525/4620 FIGURE 17-13: I2C SLAVE MODE TIMING WITH SEN = 1 (RECEPTION, 7-BIT ADDRESS) SDASCLSSPIF BF (SSPSTAT<0>) SSPOV (SSPCON1<6>) S 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 7 8 9 P A7 A6 A5 A4 A3 A2 A1 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D1 D0 ACKReceiving DataACKReceiving DataR/W = 0ACK Receiving Address Cleared in softwareSSPBUF is read Bus masterterminatestransferSSPOV is setbecause SSPBUF isstill full. ACK is not sent. D26 (PIR1<3>) CKP CKPwrittento 1 in If BF is clearedprior to the fallingedge of the 9th clock, CKP will not be resetto 0 and no clockstretching will occur software Clock is held low untilCKP is set to 1 Clock is not held lowbecause buffer full bit isclear prior to falling edge of 9th clock Clock is not held lowbecause ACK = 1 BF is set after fallingedge of the 9th clock, CKP is reset to 0 andclock stretching occurs DS39626B-page 182 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 17-14: I2C SLAVE MODE TIMING WITH SEN = 1 (RECEPTION, 10-BIT ADDRESS)

SDASCLSSPIFBF (SSPSTAT<0>) S 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 5 7 8 9 P 1 1 1 1 0 A9 A8 A7 A6 A5 A4A3A2 A1 A0 D7 D6 D5 D4 D3 D1 D0 Receive Data Byte ACK R/W = 0ACK Receive First Byte of Address Cleared in software D26 (PIR1<3>) Cleared in software Receive Second Byte of AddressCleared by hardware whenSSPADD is updated with low byte of address after falling edge UA (SSPSTAT<1>) Clock is held low untilupdate of SSPADD has taken place UA is set indicating thatthe SSPADD needs to beupdated UA is set indicating thatSSPADD needs to beupdated Cleared by hardware whenSSPADD is updated with highbyte of address after falling edge SSPBUF is written withcontents of SSPSR Dummy read of SSPBUFto clear BF flag ACK CKP 1 2 3 4 5 7 8 9 D7 D6 D5 D4 D3 D1 D0 Receive Data Byte Bus masterterminatestransfer D26 ACK Cleared in software Cleared in software SSPOV (SSPCON1<6>) CKP written to 1 Note: An update of the SSPADD register beforethe falling edge of the ninth clock will haveno effect on UA and UA will remain set. Note: An update of the SSPADDregister before the fallingedge of the ninth clock willhave no effect on UA andUA will remain set. in software Clock is held low untilupdate of SSPADD has taken placeof ninth clockof ninth clock SSPOV is setbecause SSPBUF isstill full. ACK is not sent. Dummy read of SSPBUFto clear BF flag Clock is held low untilCKP is set to 1 Clock is not held lowbecause ACK = 1 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 183

PIC18F2525/2620/4525/4620 17.4.5 GENERAL CALL ADDRESS SUPPORT The addressing procedure for the I2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge. The general call address is one of eight addresses reserved for specific purposes by the I2C protocol. It consists of all 0 s with R/W = 0. The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> is set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set. When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address. In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit (SSPSTAT<1>) is set. If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-15). FIGURE 17-15: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESS MODE) SDA SCL S SSPIF BF (SSPSTAT<0>) SSPOV (SSPCON1<6>) Cleared in software SSPBUF is read R/W = 0 ACKGeneral Call Address Address is compared to General Call Address GCEN (SSPCON2<7>)

Receiving Data ACK 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 D7 D6 D5 D4 D3 D2 D1 D0 after ACK, set interrupt 0 1 DS39626B-page 184 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.4.6 MASTER MODE Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware. Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I2C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear. In Firmware Controlled Master mode, user code conducts all I2C bus operations based on Start and Stop bit conditions. Once Master mode is enabled, the user has six options. 1. Assert a Start condition on SDA and SCL. 2. Assert a Repeated Start condition on SDA and SCL. 3. Write to the SSPBUF register initiating transmission of data/address. 4. Configure the I2C port to receive data. 5. Generate an Acknowledge condition at the end of a received byte of data. 6. Generate a Stop condition on SDA and SCL. Note: The MSSP module, when configured in I2C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur. The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled): Start condition Stop condition Data transfer byte transmitted/received Acknowledge transmit Repeated Start FIGURE 17-16: MSSP BLOCK DIAGRAM (I2C MASTER MODE)

Read Write SSPSR Start bit, Stop bit, SSPBUF Internal Data Bus Set/Reset, S, P, WCOL (SSPSTAT) Shift Clock MSb LSb SDA Acknowledge Generate Stop bit Detect Write Collision Detect Clock Arbitration State Counter for end of XMIT/RCV SCL SCL In Bus Collision SDA In Receive EnableClock CntlClock Arbitrate/WCOL Detect(hold off clock source) SSPADD<6:0> Baud Set SSPIF, BCLIF Reset ACKSTAT, PEN (SSPCON2) Rate Generator SSPM3:SSPM0 Start bit Detect . 2004 Microchip Technology Inc. Preliminary DS39626B-page 185

PIC18F2525/2620/4525/4620 17.4.6.1 I2C Master Mode Operation The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I2C bus will not be released. In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic 0 . Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer. In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic 1 . Thus, the first byte transmitted is a 7-bit slave address followed by a 1 to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission. The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I2C operation. See Section 17.4.7 Baud Rate for more detail. A typical transmit sequence would go as follows: 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>). 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place. 3. The user loads the SSPBUF with the slave address to transmit. 4. Address is shifted out the SDA pin until all 8 bits are transmitted. 5. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register. 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF

bit. 7. The user loads the SSPBUF with eight bits of data. 8. Data is shifted out the SDA pin until all 8 bits are transmitted. 9. The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register. 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit. 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>). 12. Interrupt is generated once the Stop condition is complete. DS39626B-page 186 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.4.7 BAUD RATE Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal In I2C Master mode, the Baud Rate Generator (BRG) clock will automatically stop counting and the SCL pin reload value is placed in the lower 7 bits of the will remain in its last state. SSPADD register (Figure 17-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically Table 17-3 demonstrates cl ock rates based on begin counting. The BRG counts down to 0 and stops instruction cycles and the BRG value loaded into until another reload has taken place. The BRG count is SSPADD. decremented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In I2C Master mode, the BRG is reloaded automatically. FIGURE 17-17: BAUD RATE GENERATOR BLOCK DIAGRAM SSPM3:SSPM0 BRG Down Counter CLKO FOSC/4 SSPADD<6:0> SSPM3:SSPM0 SCL Reload Control Reload TABLE 17-3: I2C CLOCK RATE W/BRG Fosc FCY FCY*2 BRG Value FSCL (2 Rollovers of BRG) 40 MHz 10 MHz 20 MHz 18h 400 kHz(1) 40 MHz 10 MHz 20 MHz 1Fh 312.5 kHz 40 MHz 10 MHz 20 MHz 63h 100 kHz 16 MHz 4 MHz 8 MHz 09h 400 kHz(1) 16 MHz 4 MHz 8 MHz 0Ch 308 kHz 16 MHz 4 MHz 8 MHz 27h 100 kHz 4 MHz 1 MHz 2 MHz 02h 333 kHz(1) 4 MHz 1 MHz 2 MHz 09h 100 kHz 4 MHz 1 MHz 2 MHz 00h 1 MHz(1) Note 1: The I2C interface does not conform to the 400 kHz I2C specification (whi ch applies Note 1: to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 187

PIC18F2525/2620/4525/4620 17.4.7.1 Clock Arbitration SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and Clock arbitration occurs when the master, during any begins counting. This ensures that the SCL high time receive, transmit or Repeated Start/Stop condition, will always be at least one BRG rollover count in the deasserts the SCL pin (SCL allowed to float high). event that the clock is held low by an external device When the SCL pin is allowed to float high, the Baud (Figure 17-18). Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the FIGURE 17-18: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION SDA SCL SCL deasserted but slave holds DX 1 DX BRG SCL is sampled high, reload takes place and BRG starts its count 03h 02h 01h 00h (hold off) 03h 02h Reload BRG Value SCL low (clock arbitration) SCL allowed to transition high BRG decrements on Q2 and Q4 cycles DS39626B-page 188 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.4.8 I2C MASTER MODE START CONDITION TIMING To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete. FIGURE 17-19: FIRST START BIT TIMING Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I2C module is reset into its Idle state. 17.4.8.1 WCOL Status Flag If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn t occur). Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete. SDA SCL S TBRG 1st bit 2nd bit TBRG SDA = 1, At completion of Start bit, SCL = 1 Write to SSPBUF occurs here TBRG hardware clears SEN bit TBRG Write to SEN bit occurs here Set S bit (SSPSTAT<3>) and sets SSPIF bit

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 189

PIC18F2525/2620/4525/4620 17.4.9 I2C MASTER MODE REPEATED Note 1: If RSEN is programmed while any other START CONDITION TIMING event is in progress, it will not take effect. A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I2C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out. 2: A bus collision during the Repeated Start condition occurs if: SDA is sampled low when SCL goes from low-to-high. SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data 1 . Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode). 17.4.9.1 WCOL Status Flag If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn t occur). Note:

Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete. FIGURE 17-20: REPEAT START CONDITION WAVEFORM SDA SCL Sr = Repeated Start Write to SSPCON2 Write to SSPBUF occurs here on falling edge of ninth clock, end of Xmit At completion of Start bit, hardware clears RSEN bit 1st bit S bit set by hardware TBRG TBRG SDA = 1, SDA = 1, SCL (no change). SCL = 1 occurs here. and sets SSPIF RSEN bit set by hardware TBRG TBRG TBRG DS39626B-page 190 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.4.10 I2C MASTER MODE TRANSMISSION Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-21). After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float. 17.4.10.1 BF Status Flag In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out. 17.4.10.2 WCOL Status Flag If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL flag is set and the contents of the buffer are unchanged (the write doesn t occur) after 2TCY after the SSPBUF write. If SSPBUF is rewritten

within 2 TCY, the WCOL bit is set and SSPBUF is updated. This may result in a corrupted transfer. The user should verify that the WCOL flag is clear after each write to SSPBUF to ensure the transfer is correct. 17.4.10.3 ACKSTAT Status Flag In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge (ACK = 0) and is set when the slave does not Acknowledge (ACK = 1). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data. 17.4.11 I2C MASTER MODE RECEPTION Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>). Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded. The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>). 17.4.11.1 BF Status Flag In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read. 17.4.11.2 SSPOV Status Flag In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception. 17.4.11.3 WCOL Status Flag If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn t occur). . 2004 Microchip Technology Inc. Preliminary DS39626B-page 191

PIC18F2525/2620/4525/4620 FIGURE 17-21: I2C MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS) SDASCLSSPIF BF (SSPSTAT<0>) SEN A7 A6 A5 A4 A3 A2 A1 ACK = 0 D7 D6 D5 D4 D3 D2 D1 D0 ACK Transmitting Data or Second HalfR/W = 0Transmit Address to Slave 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 P Cleared in software service routineSSPBUF is written in software from SSP interrupt After Start condition, SEN cleared by hardware S SSPBUF written with 7-bit address and R/W, start transmit SCL held lowwhile CPUresponds to SSPIF SEN = 0 of 10-bit Address Write SSPCON2<0> SEN = 1 Start condition begins From slave, clear ACKSTAT bit SSPCON2<6> ACKSTAT inSSPCON2 = 1 Cleared in softwareSSPBUF written PENR/W Cleared in software DS39626B-page 192 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 17-22: I2C MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS) P 9 8765 D0D1D2D3D4D5D6D7 S A7 A6 A5 A4 A3 A2 A1SDASCL 1 2 3 4 5 6 7 8 9 1 2 3 4 5 6 7 8 9 1 2 3 4 Bus masterterminatestransfer ACK Receiving Data from SlaveReceiving Data from Slave D0D1D2D3D4D5D6D7ACK R/W = 0Transmit Address to Slave SSPIFBF ACK is not sent Write to SSPCON2<0> (SEN = 1), Write to SSPBUF occurs here, ACK from Slave Master configured as a receiverby programming SSPCON2<3> (RCEN = 1) PEN bit = 1written here Data shifted in on falling edge of CLK Cleared in software start XMIT SEN = 0 SSPOV SDA = 0, SCL = 1 while CPU (SSPSTAT<0>) ACK Cleared in softwareCleared in software Set SSPIF interruptat end of receive Set P bit(SSPSTAT<4>) and SSPIF Cleared insoftware ACK from Master Set SSPIF at end Set SSPIF interruptat end of Acknowledgesequence Set SSPIF interruptat end of Acknowledge sequence of receive Set ACKEN, start Acknowledge sequenceSSPOV is set becauseSSPBUF is still full SDA = ACKDT = 1 RCEN clearedautomatically RCEN = 1, startnext receive Write to SSPCON2<4> to start Acknowledge sequenceSDA = ACKDT (SSPCON2<5>) = 0 RCEN clearedautomatically responds to SSPIFACKENbegin Start condition Cleared in software SDA = ACKDT = 0Last bit is shifted into SSPSR andcontents are unloaded into SSPB UF . 2004 Microchip Technology Inc. Preliminary DS39626B-page 193

PIC18F2525/2620/4525/4620 17.4.12 ACKNOWLEDGE SEQUENCE TIMING An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 17-23). 17.4.12.1 WCOL Status Flag If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn t occur). 17.4.13 STOP CONDITION TIMING A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 0 . When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-24). 17.4.13.1 WCOL Status Flag If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn t occur). FIGURE 17-23: ACKNOWLEDGE SEQUENCE WAVEFORM Note: TBRG = one Baud Rate Generator period. SDA SCL SSPIF set at Acknowledge sequence starts here, write to SSPCON2

ACKEN automatically cleared Cleared in TBRG TBRG the end of receive 8 ACKEN = 1, ACKDT = 0 D0 9 SSPIF software SSPIF set at the end of Acknowledge sequence Cleared in software ACK FIGURE 17-24: STOP CONDITION RECEIVE OR TRANSMIT MODE SCL SDA SDA asserted low before rising edge of clock Write to SSPCON2, set PEN Falling edge of SCL = 1 for TBRG, followed by SDA = 1 for TBRG 9th clock SCL brought high after TBRG Note: TBRG = one Baud Rate Generator period. TBRG TBRG after SDA sampled high. P bit (SSPSTAT<4>) is set. TBRG to setup Stop condition ACK P TBRG PEN bit (SSPCON2<2>) is cleared by hardware and the SSPIF bit is set DS39626B-page 194 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.4.14 SLEEP OPERATION While in Sleep mode, the I2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled). 17.4.15 EFFECTS OF A RESET A Reset disables the MSSP module and terminates the current transfer. 17.4.16 MULTI-MASTER MODE In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I2C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs. In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit. The states where arbitration can be lost are: Address Transfer Data Transfer A Start Condition A Repeated Start Condition An Acknowledge Condition 17.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a 1 on SDA, by letting SDA float high and another master asserts a 0 . When the SCL pin floats high, data should be stable. If the expected data on SDA is a 1 and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I2C port to its Idle state (Figure 17-25). If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I2C

bus is free, the user can resume communication by asserting a Start condition. If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I2C bus is free, the user can resume communication by asserting a Start condition. The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set. A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred. In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared. FIGURE 17-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE Sample SDA. While SCL is high, Data changes SDA line pulled low data doesn t match what is driven while SCL = 0 by another source by the master. Bus collision has occurred. SDA released by master SDA SCL Set bus collision interrupt (BCLIF) BCLIF . 2004 Microchip Technology Inc. Preliminary DS39626B-page 195

PIC18F2525/2620/4525/4620 17.4.17.1 Bus Collision During a Start Condition During a Start condition, a bus collision occurs if: a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 17-26). b) SCL is sampled low before SDA is asserted low (Figure 17-27). During a Start condition, both the SDA and the SCL pins are monitored. If the SDA pin is already low, or the SCL pin is already low, then all of the following occur: the Start condition is aborted, the BCLIF flag is set and the MSSP module is reset to its Idle state (Figure 17-26). The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data 1 during the Start condition. If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 17-28). If, however, a 1 is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0; if the SCL pin is sampled as 0 during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low. Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions. FIGURE 17-26: BUS COLLISION DURING START CONDITION (SDA ONLY) SDA SCL

SEN SDA sampled low before SDA goes low before the SEN bit is set. S bit and SSPIF set because SSP module reset into Idle state. SEN cleared automatically because of bus collision. S bit and SSPIF set because Set SEN, enable Start condition if SDA = 1, SCL = 1 SDA = 0, SCL = 1. BCLIF S SSPIF SDA = 0, SCL = 1. SSPIF and BCLIF are cleared in software SSPIF and BCLIF are cleared in software Set BCLIF, Start condition. Set BCLIF. DS39626B-page 196 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 17-27: BUS COLLISION DURING START CONDITION (SCL = 0) SDA SCL SEN bus collision occurs. Set BCLIF. SCL = 0 before SDA = 0, Set SEN, enable Start sequence if SDA = 1, SCL = 1 TBRG TBRG SDA = 0, SCL = 1 BCLIF S SSPIF Interrupt cleared in software bus collision occurs. Set BCLIF. SCL = 0 before BRG time-out, 0 0 0 0 FIGURE 17-28: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION SDA SCL SEN Set S Less than TBRG TBRG SDA = 0, SCL = 1 BCLIF S SSPIF S Interrupts cleared in software set SSPIF SDA = 0, SCL = 1, SCL pulled low after BRG time-out Set SSPIF 0 SDA pulled low by other master. Reset BRG and assert SDA. Set SEN, enable START sequence if SDA = 1, SCL = 1 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 197

PIC18F2525/2620/4525/4620 17.4.17.2 Bus Collision During a Repeated Start Condition During a Repeated Start condition, a bus collision occurs if: a) A low level is sampled on SDA when SCL goes from low level to high level. b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data 1 . When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data 0 , Figure 17-29). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time. If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data 1 during the Repeated Start condition, see Figure 17-30. If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete. FIGURE 17-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1) SDA SCL RSEN BCLIF S SSPIF Sample SDA when SCL goes high. If SDA = 0, set BCLIF and release SDA and SCL. Cleared in software 0 0 FIGURE 17-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2) SDA

SCL BCLIF RSEN S SSPIF Interrupt cleared in software SCL goes low before SDA, set BCLIF. Release SDA and SCL. TBRG TBRG 0 DS39626B-page 198 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 17.4.17.3 Bus Collision During a Stop The Stop condition begins with SDA asserted low. Condition When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), Bus collision occurs during a Stop condition if: the Baud Rate Generator is loaded with SSPADD<6:0> a) After the SDA pin has been deasserted and and counts down to 0. After the BRG ti mes out, SDA is allowed to float high, SDA is sampled low after sampled. If SDA is sampled low, a bus collision has the BRG has timed out. occurred. This is due to another master attempting to b) After the SCL pin is deasserted, SCL is sampled drive a data the SCL pin is low before SDA goes high. sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data 0 (Figure 17-32). FIGURE 17-31: BUS COLLISION DURING A STOP CONDITION (CASE 1) SDA SCL BCLIF PEN P SSPIF TBRG TBRG TBRG SDA asserted low SDA sampled low after TBRG, set BCLIF 0 0 FIGURE 17-32: BUS COLLISION DURING A STOP CONDITION (CASE 2) SDA SCL BCLIF PEN P SSPIF TBRG TBRG TBRG Assert SDA SCL goes low before SDA goes high, set BCLIF 0 0 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 199 0 (Figure 17-31). If

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 200 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 18.0 ENHANCED UNIVERSAL SYNCHRONOUS RECEIVER TRANSMITTER (EUSART) The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a halfduplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc. The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems. The EUSART can be configured in the following modes: Asynchronous (full duplex) with: -Auto-wake-up on character reception -Auto-baud calibration -12-bit Break character transmission Synchronous Master (half duplex) with selectable clock polarity Synchronous Slave (half duplex) with selectable clock polarity The pins of the Enhanced USART are multiplexed with PORTC. In order to configure RC6/TX/CK and RC7/RX/DT as a USART: bit SPEN (RCSTA<7>) must be set (= 1) bit TRISC<7> must be set (= 1) bit TRISC<6> must be set (= 1) Note: The EUSART control will automatically reconfigure the pin from input to output as needed. The operation of the Enhanced USART module is controlled through three registers: Transmit Status and Control (TXSTA)

Receive Status and Control (RCSTA) Baud Rate Control (BAUDCON) These are detailed on the following pages in Register 18-1, Register 18-2 and Register 18-3, respectively. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 201

PIC18F2525/2620/4525/4620 REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-1 R/W-0 bit 7 bit 0 bit 7 CSRC: Clock Source Select bit Asynchronous mode: Don t care. Synchronous mode: 1 = Master mode (clock generated internally from BRG) 0 = Slave mode (clock from external source) bit 6 TX9: 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission bit 5 TXEN: Transmit Enable bit 1 = Transmit enabled 0 = Transmit disabled Note: SREN/CREN overrides TXEN in Sync mode. bit 4 SYNC: EUSART Mode Select bit 1 = Synchronous mode 0 = Asynchronous mode bit 3 SENDB: Send Break Character bit Asynchronous mode: 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed Synchronous mode: Don t care. bit 2 BRGH: High Baud Rate Select bit Asynchronous mode: 1 = High speed 0 = Low speed Synchronous mode: Unused in this mode. bit 1 TRMT: Transmit Shift Register Status bit 1 = TSR empty 0 = TSR full bit 0 TX9D: 9th bit of Transmit Data Can be address/data bit or a parity bit. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D DS39626B-page 202 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 18-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R-0 R-0 R-x bit 7 bit 0 bit 7 SPEN: Serial Port Enable bit 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins) 0 = Serial port disabled (held in Reset) bit 6 RX9: 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception bit 5 SREN: Single Receive Enable bit Asynchronous mode: Don t care. Synchronous mode Master: 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. Synchronous mode Slave: Don t care. bit 4 CREN: Continuous Receive Enable bit Asynchronous mode: 1 = Enables receiver 0 = Disables receiver Synchronous mode: 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive bit 3 ADDEN: Address Detect Enable bit Asynchronous mode 9-bit (RX9 = 1): 1 = Enables address detection, enables interrupt and loads the receive buffer wh en RSR<8> is set 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit Asynchronous mode 9-bit (RX9 = 0): Don t care. bit 2 FERR: Framing Error bit 1 = Framing error (can be updated by reading RCREG register and receiving next v alid byte) 0 = No framing error bit 1 OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error bit 0 RX9D: 9th bit of Received Data This can be address/data bit or a parity bit and must be calculated by user firm ware. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown SPEN RX9 SREN CREN ADDEN FERR OERR RX9D . 2004 Microchip Technology Inc. Preliminary DS39626B-page 203

PIC18F2525/2620/4525/4620 REGISTER 18-3: BAUDCON: BAUD RATE CONTROL REGISTER R/W-0 R-1 U-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 ABDOVF: Auto-Baud Acquisition Rollover Status bit 1= A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software) 0= No BRG rollover has occurred bit 6 RCIDL: Receive Operation Idle Status bit 1 = Receive operation is Idle 0 = Receive operation is active bit 5 Unimplemented: Read as 0 bit 4 SCKP: Synchronous Clock Polarity Select bit Asynchronous mode: Unused in this mode. Synchronous mode: 1 = Idle state for clock (CK) is a high level 0 = Idle state for clock (CK) is a low level bit 3 BRG16: 16-bit Baud Rate Register Enable bit 1 = 16-bit Baud Rate Generator SPBRGH and SPBRG 0 = 8-bit Baud Rate Generator SPBRG only (Compatible mode), SPBRGH value ignored bit 2 Unimplemented: Read as 0 bit 1 WUE: Wake-up Enable bit Asynchronous mode: 1= EUSART will continue to sample the RX pin interrupt generated on falling edge ; bit cleared in hardware on following rising edge 0= RX pin not monitored or rising edge detected Synchronous mode: Unused in this mode. bit 0 ABDEN: Auto-Baud Detect Enable bit Asynchronous mode: 1= Enable baud rate measurement on the next character. Requires reception of a S ync field (55h); cleared in hardware upon completion 0= Baud rate measurement disabled or completed Synchronous mode: Unused in this mode. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown ABDOVF RCIDL SCKP BRG16 WUE ABDEN

DS39626B-page 204 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 18.1 Baud Rate Generator (BRG) The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode. The SPBRGH:SPBRG register pair controls the period of a free running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock). Given the desired baud rate and FOSC, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous TABLE 18-1: BAUD RATE FORMULAS to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency. Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate. 18.1.1 OPERATION IN POWER MANAGED MODES The device clock is used to generate the desired baud rate. When one of the power managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair. 18.1.2 SAMPLING The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin. Configuration Bits BRG/EUSART Mode Baud Rate Formula SYNC BRG16 BRGH 0 0 0 8-bit/Asynchronous FOSC/[64 (n + 1)] 0 0 1 8-bit/Asynchronous FOSC/[16 (n + 1)] 0 1 0 16-bit/Asynchronous

0 1 1 16-bit/Asynchronous FOSC/[4 (n + 1)] 1 0 x 8-bit/Synchronous 1 1 x 16-bit/Synchronous Legend: x = Don t care, n = value of SPBRGH:SPBRG register pair . 2004 Microchip Technology Inc. Preliminary DS39626B-page 205

PIC18F2525/2620/4525/4620 EXAMPLE 18-1: CALCULATING BAUD RATE ERROR For a device with FOSC of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: Desired Baud Rate = FOSC/(64 ([SPBRGH:SPBRG] + 1)) Solving for SPBRGH:SPBRG: X = ((FOSC/Desired Baud Rate)/64) = ((16000000/9600)/64) 1 = [25.042] = 25

Calculated Baud Rate = 16000000/(64 (25 + 1)) = 9615 Error = (Calculated Baud Rate Desired Baud Rate)/Desired Baud Rate = (9615 9600)/9600 = 0.16% TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 51 RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 51 BAUDCON ABDOVF RCIDL SCKP BRG16 WUE ABDEN 51 SPBRGH EUSART Baud Rate Generator Register High Byte 51 SPBRG EUSART Baud Rate Generator Register Low Byte 51 Legend: = unimplemented, read as 0 . Shaded cells are not used by the BRG.

DS39626B-page 206 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES BAUD RATE (K) SYNC = 0, BRGH = 0, BRG16 = 0 FOSC = 40.000 MHz FOSC = 20.000 MHz FOSC = 10.000 MHz FOSC = 8.000 MHz Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 2.441 1.73 255 9.615 0.16 64 19.531 1.73 31 56.818 -1.36 10 125.000 8.51 4 1.221 1.73 255 2.404 0.16 129

9.766 1.73 31 19.531 1.73 15 62.500 8.51 4 104.167 -9.58 2 1.202 0.16 129 2.404 0.16 64 9.766 1.73 15 19.531 1.73 7 52.083 -9.58 2 78.125 -32.18 1 1201 -0.16 103 2403 -0.16 51 9615 -0.16 12

BAUD RATE (K) SYNC = 0, BRGH = 0, BRG16 = 0 FOSC = 4.000 MHz FOSC = 2.000 MHz FOSC = 1.000 MHz Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 0.300 0.16 207 1.202 0.16 51 2.404 0.16 25 8.929 -6.99 6 20.833 8.51 2

62.500 8.51 0 62.500 -45.75 0 300 -0.16 103 1201 -0.16 25 2403 -0.16 12

300 -0.16 51 1201 -0.16 12

BAUD RATE (K) SYNC = 0, BRGH = 1, BRG16 = 0 FOSC = 40.000 MHz FOSC = 20.000 MHz FOSC = 10.000 MHz FOSC = 8.000 MHz Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6

115.2

9.766 1.73 255 19.231 0.16 129 58.140 0.94 42 113.636 -1.36 21

9.615 0.16 129 19.231 0.16 64 56.818 -1.36 21 113.636 -1.36 10 2.441 1.73 255 9.615 0.16 64 19.531 1.73 31 56.818 -1.36 10 125.000 8.51 4 2403 -0.16 207 9615 -0.16 51 19230 -0.16 25 55555 3.55 8 BAUD RATE (K) SYNC = 0, BRGH = 1, BRG16 = 0 FOSC = 4.000 MHz FOSC = 2.000 MHz FOSC = 1.000 MHz Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) 0.3

1.2 2.4 9.6 19.2 57.6 115.2 1.202 0.16 207 2.404 0.16 103 9.615 0.16 25 19.231 0.16 12 62.500 8.51 3 125.000 8.51 1 1201 -0.16 103 2403 -0.16 51 9615 -0.16 12

300 -0.16 207 1201 -0.16 51 2403 -0.16 25

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 207

PIC18F2525/2620/4525/4620 TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED) BAUD RATE (K) SYNC = 0, BRGH = 0, BRG16 = 1 FOSC = 40.000 MHz FOSC = 20.000 MHz FOSC = 10.000 MHz FOSC = 8.000 MHz Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 0.300 0.00 8332 1.200 0.02 2082 2.402 0.06 1040 9.615 0.16 259 19.231 0.16 129 58.140 0.94 42 113.636 -1.36 21 0.300 0.02 4165 1.200 -0.03 1041 2.399 -0.03 520

9.615 0.16 129 19.231 0.16 64 56.818 -1.36 21 113.636 -1.36 10 0.300 0.02 2082 1.200 -0.03 520 2.404 0.16 259 9.615 0.16 64 19.531 1.73 31 56.818 -1.36 10 125.000 8.51 4 300 -0.04 1665 1201 -0.16 415 2403 -0.16 207 9615 -0.16 51 19230 -0.16 25 55555 3.55 8 BAUD RATE (K) SYNC = 0, BRGH = 0, BRG16 = 1 FOSC = 4.000 MHz FOSC = 2.000 MHz FOSC = 1.000 MHz Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6 115.2 0.300 0.04 832 1.202 0.16 207 2.404 0.16 103 9.615 0.16 25 19.231 0.16 12

62.500 8.51 3 125.000 8.51 1 300 -0.16 415 1201 -0.16 103 2403 -0.16 51 9615 -0.16 12

300 -0.16 207 1201 -0.16 51 2403 -0.16 25

BAUD RATE (K) SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1 FOSC = 40.000 MHz FOSC = 20.000 MHz FOSC = 10.000 MHz FOSC = 8.000 MHz Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) 0.3 1.2 2.4 9.6 19.2 57.6

115.2 0.300 0.00 33332 1.200 0.00 8332 2.400 0.02 4165 9.606 0.06 1040 19.193 -0.03 520 57.803 0.35 172 114.943 -0.22 86 0.300 0.00 16665 1.200 0.02 4165 2.400 0.02 2082 9.596 -0.03 520 19.231 0.16 259 57.471 -0.22 86 116.279 0.94 42 0.300 0.00 8332 1.200 0.02 2082 2.402 0.06 1040 9.615 0.16 259 19.231 0.16 129 58.140 0.94 42 113.636 -1.36 21 300 -0.01 6665 1200 -0.04 1665 2400 -0.04 832 9615 -0.16 207 19230 -0.16 103 57142 0.79 34 117647 -2.12 16 BAUD RATE (K) SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1 FOSC = 4.000 MHz FOSC = 2.000 MHz FOSC = 1.000 MHz Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) Actual Rate (K) % Error SPBRG value (decimal) 0.3

1.2 2.4 9.6 19.2 57.6 115.2 0.300 0.01 3332 1.200 0.04 832 2.404 0.16 415 9.615 0.16 103 19.231 0.16 51 58.824 2.12 16 111.111 -3.55 8 300 -0.04 1665 1201 -0.16 415 2403 -0.16 207 9615 -0.16 51 19230 -0.16 25 55555 3.55 8 300 -0.04 832 1201 -0.16 207 2403 -0.16 103 9615 -0.16 25 19230 -0.16 12

DS39626B-page 208 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 18.1.3 AUTO-BAUD RATE DETECT The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear. The automatic baud rate measurement sequence (Figure 18-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging. In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream. Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII U , which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared. If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 18-2). While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 18-4 for counter clock rates to the BRG. While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. The contents of RCREG should be discarded.

Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte following the Break character. 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature. TABLE 18-4: BRG COUNTER CLOCK RATES BRG16 BRGH BRG Counter Clock 0 0 FOSC/512 0 1 FOSC/128 1 0 FOSC/128 1 1 FOSC/32 Note: During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter, independent of BRG16 setting. 18.1.3.1 ABD and EUSART Transmission Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREG cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 209

PIC18F2525/2620/4525/4620 FIGURE 18-1: AUTOMATIC BAUD RATE CALCULATION BRG Value RX pin ABDEN bit RCIF bit Bit 0 Bit 1 (Interrupt) Read RCREG BRG Clock Start Auto-Cleared Set by User XXXXh 0000h Edge #1 Bit 2 Bit 3 Edge #2 Bit 4 Bit 5 Edge #3 Bit 6 Bit 7 Edge #4 Stop Bit Edge #5 001Ch Note: The ABD sequence requires the EUSART module to be configured in Asynchrono us mode and WUE = 0. SPBRG XXXXh 1Ch SPBRGH XXXXh 00h FIGURE 18-2: BRG OVERFLOW SEQUENCE Start Bit 0 XXXXh 0000h 0000h FFFFh BRG Clock ABDEN bit RX pin ABDOVF bit BRG Value DS39626B-page 210 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 18.2 EUSART Asynchronous Mode The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator. The EUSART transmits and receives the LSb first. The EUSART s transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCON<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit. When operating in Asynchronous mode, the EUSART module consists of the following important elements: Baud Rate Generator Sampling Circuit Asynchronous Transmitter Asynchronous Receiver Auto-Wake-up on Sync Break Character 12-bit Break Character Transmit Auto-Baud Rate Detection 18.2.1 EUSART ASYNCHRONOUS TRANSMITTER The EUSART transmitter block diagram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and the TXIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF will be set regardless of the state of TXIE; it cannot be cleared in software. TXIF is also not cleared immediately upon loading TXREG, but becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results. While TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set

when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. Note 1: The TSR register is not mapped in data memory so it is not available to the user. 2: Flag bit TXIF is set when enable bit TXEN is set. To set up an Asynchronous Transmission: 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate. 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN. 3. If interrupts are desired, set enable bit TXIE. 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit. 5. Enable the transmission by setting bit TXEN which will also set bit TXIF. 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D. 7. Load data to the TXREG register (starts transmission). 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. FIGURE 18-3: EUSART TRANSMIT BLOCK DIAGRAM . 2004 Microchip Technology Inc. Preliminary DS39626B-page 211 TXIF TXIE Interrupt TXEN Baud Rate CLK SPBRG Baud Rate Generator TX9D MSb LSb Data Bus TXREG Register TSR Register (8) 0 TX9 TRMT SPEN TX pin Pin Buffer and Control 8 SPBRGH BRG16

PIC18F2525/2620/4525/4620 FIGURE 18-4: ASYNCHRONOUS TRANSMISSION Word 1 Word 1 Transmit Shift Reg Start bit bit 0 bit 1 bit 7/8 Write to TXREG BRG Output (Shift Clock) TX (pin) TXIF bit (Transmit Buffer Reg. Empty Flag) TRMT bit (Transmit Shift Reg. Empty Flag) 1 TCY Stop bit Word 1 FIGURE 18-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK) Transmit Shift Reg. Write to TXREG BRG Output (Shift Clock) TX (pin) TXIF bit (Interrupt Reg. Flag) TRMT bit (Transmit Shift Reg. Empty Flag) Word 1 Word 2 Word 1 Word 2 Stop bit Start bit Transmit Shift Reg. Word 1 Word 2 bit 0 bit 1 bit 7/8 bit 0 Note: This timing diagram shows two consecutive transmissions. 1 TCY 1 TCY Start bit TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 51 TXREG EUSART Transmit Register 51 TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 51 BAUDCON ABDOVF RCIDL SCKP BRG16 WUE ABDEN 51 SPBRGH EUSART Baud Rate Generator Register High Byte 51 SPBRG EUSART Baud Rate Generator Register Low Byte 51

Legend: = unimplemented locations read as 0 . Shaded cells are not used for asynchr onous transmission. Note 1: These bits are unimplemented on 28-pin devices and read as 0 . DS39626B-page 212 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 18.2.2 EUSART ASYNCHRONOUS RECEIVER The receiver block diagram is shown in Figure 18-6. The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC. This mode would typically be used in RS-232 systems. To set up an Asynchronous Reception: 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate. 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN. 3. If interrupts are desired, set enable bit RCIE. 4. If 9-bit reception is desired, set bit RX9. 5. Enable the reception by setting bit CREN. 6. Flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCIE, was set. 7. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception. 8. Read the 8-bit received data by reading the RCREG register. 9. If any error occurred, clear the error by clearing enable bit CREN. 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. 18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable: 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the

desired baud rate. 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit. 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit. 4. Set the RX9 bit to enable 9-bit reception. 5. Set the ADDEN bit to enable address detect. 6. Enable reception by setting the CREN bit. 7. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set. 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable). 9. Read RCREG to determine if the device is being addressed. 10. If any error occurred, clear the CREN bit. 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU. FIGURE 18-6: EUSART RECEIVE BLOCK DIAGRAM x64 Baud Rate CLK Baud Rate Generator RX Pin Buffer and Control SPEN Data Recovery CREN OERR FERR RSR Register MSb LSb RX9D RCREG Register FIFO Interrupt RCIF RCIE Data Bus 8 64 16 or Stop Start (8) 7 1 0 RX9 SPBRG SPBRGH BRG16 or 4 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 213

PIC18F2525/2620/4525/4620 FIGURE 18-7: ASYNCHRONOUS RECEPTION Start bit bit 7/8 bit 1 bit 0 bit 7/8 bit 0 Stop bit Start bit Start bit bit 7/8 Stop bit RX (pin) Rcv Buffer Reg Rcv Shift Reg Read Rcv Buffer Reg RCREG RCIF (Interrupt Flag) OERR bit CREN Word 1 RCREG Word 2 RCREG Stop bit Note: This timing diagram shows three words appearing on the RX input. The RCREG (receive buffer) is read after the third word causing the OERR (overrun) bit to be set. TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 51 RCREG EUSART Receive Register 51 TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 51 SCKP BRG16 WUE ABDEN 51 BAUDCON ABDOVF RCIDL SPBRGH EUSART Baud Rate Generator Register High Byte 51 SPBRG EUSART Baud Rate Generator Register Low Byte 51 Legend: = unimplemented locations read as 0 . Shaded cells are not used for asynchr onous reception. Note 1: These bits are unimplemented on 28-pin devices and read as 0 . 18.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed.

The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode. The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.) Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 18-8) and asynchronously, if the device is in Sleep mode (Figure 18-9). The interrupt condition is cleared by reading the RCREG register. The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over. DS39626B-page 214 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 18.2.4.1 Special Considerations Using Auto-Wake-up Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false end-ofcharacter and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all 0 s. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus. Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART. 18.2.4.2 Special Considerations Using the WUE Bit The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded. The fact that the WUE bit has been cleared (or is still set) and the RCIF flag is set should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity. To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode. FIGURE 18-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 OSC1 WUE bit(1) RX/DT Line RCIF Note 1: The EUSART remains in Idle while the WUE bit is set. Bit set by user Cleared due to user read of RCREG Auto-Cleared FIGURE 18-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 OSC1 WUE bit(2) RX/DT Line RCIF Bit set by user Cleared due to user read of RCREG Sleep Command Executed Note 1: If the wake-up event requires long oscillator warm-up time, the auto-cle ar of the WUE bit can occur before the oscillator is ready. This sequence should not depend on the presence of Q clocks. 2: The EUSART remains in Idle while the WUE bit is set. Sleep Ends Note 1 Auto-Cleared . 2004 Microchip Technology Inc. Preliminary DS39626B-page 215

PIC18F2525/2620/4525/4620 18.2.5 BREAK CHARACTER SEQUENCE The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve 0 bits and a Stop bit. The frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all 0 s will be transmitted. The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification). Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence. The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-10 for the timing of the Break character sequence. 18.2.5.1 Break and Sync Transmit Sequence The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master. 1. Configure the EUSART for the desired mode. 2. Set the TXEN and SENDB bits to set up the Break character. 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored). 4. Write 55h to TXREG to load the Sync character into the transmit FIFO buffer. 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode. When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG. 18.2.6 RECEIVING A BREAK CHARACTER The Enhanced USART module can receive a Break character in two ways. The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for

the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data). The second method uses the auto-wake-up feature described in Section 18.2.4 Auto-Wake-up on Sync Break Character . By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt. Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed. FIGURE 18-10: SEND BREAK CHARACTER SEQUENCE Write to TXREG BRG Output (Shift Clock) Start Bit Bit 0 Bit 1 Bit 11 Stop Bit Break TXIF bit (Transmit Buffer Reg. Empty Flag) TX (pin) TRMT bit (Transmit Shift Reg. Empty Flag) SENDB (Transmit Shift Reg. Empty Flag) SENDB sampled here Auto-Cleared Dummy Write DS39626B-page 216 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 18.3 EUSART Synchronous Master Mode The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the TX and RX pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. Clock polarity is selected with the SCKP bit (BAUDCON<4>); setting SCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module. 18.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION The EUSART transmitter block diagram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). FIGURE 18-11: SYNCHRONOUS TRANSMISSION Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG is empty and the TXIF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF is set regardless of the state of enable bit TXIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user. To set up a Synchronous Master Transmission: 1. Initialize the SPBRGH:SPBRG registers for the

appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate. 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. 3. If interrupts are desired, set enable bit TXIE. 4. If 9-bit transmission is desired, set bit TX9. 5. Enable the transmission by setting bit TXEN. 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D. 7. Start transmission by loading data to the TXREG register. 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. bit 0 bit 1 bit 7 Word 1 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 bit 2 bit 0 bit 1 bit 7 RC7/RX/DT RC6/TX/CK pin Write to TXREG Reg TXIF bit (Interrupt Flag) 1 TXEN bit 1 Word 2 TRMT bit Write Word 1 Write Word 2 Note: Sync Master mode, SPBRG = 0, continuous transmission of two 8-bit words. RC6/TX/CK pin (SCKP = 0) (SCKP = 1) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 217

PIC18F2525/2620/4525/4620 FIGURE 18-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN) RC7/RX/DT pin RC6/TX/CK pin Write to TXREG reg TXIF bit TRMT bit bit 0 bit 1 bit 2 bit 6 bit 7 TXEN bit TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 51 TXREG EUSART Transmit Register 51 TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 51 SCKP BRG16 WUE ABDEN 51 BAUDCON ABDOVF RCIDL SPBRGH EUSART Baud Rate Generator Register High Byte 51 SPBRG EUSART Baud Rate Generator Register Low Byte 51 Legend: = unimplemented, read as 0 . Shaded cells are not used for synchronous mast er transmission. Note 1: These bits are unimplemented on 28-pin devices and read as 0 . DS39626B-page 218 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 18.3.2 EUSART SYNCHRONOUS MASTER RECEPTION Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence. To set up a Synchronous Master Reception: 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate. 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC. 3. Ensure bits CREN and SREN are clear. 4. If interrupts are desired, set enable bit RCIE. 5. If 9-bit reception is desired, set bit RX9. 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN. 7. Interrupt flag bit, RCIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCIE, was set. 8. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception. 9. Read the 8-bit received data by reading the RCREG register. 10. If any error occurred, clear the error by clearing bit CREN. 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. FIGURE 18-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN) CREN bit RC7/RX/DT RC6/TX/CK pin Write to bit SREN

SREN bit RCIF bit (Interrupt) Read RXREG Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4Q2 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 0 bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7 0 Q1 Q2 Q3 Q4 Note: Timing diagram demonstrates Sync Master mode with bit SREN = 1 and bit BRG H = 0. RC6/TX/CK pin pin (SCKP = 0) (SCKP = 1) TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 51 RCREG EUSART Receive Register 51 TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 51 BAUDCON ABDOVF RCIDL SCKP BRG16 WUE ABDEN 51 SPBRGH EUSART Baud Rate Generator Register High Byte 51 SPBRG EUSART Baud Rate Generator Register Low Byte 51 Legend: = unimplemented, read as 0 . Shaded cells are not used for synchronous mast er reception. Note 1: These bits are unimplemented on 28-pin devices and read as 0 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 219

PIC18F2525/2620/4525/4620 18.4 EUSART Synchronous Slave Mode Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode. 18.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur: a) The first word will immediately transfer to the TSR register and transmit. b) The second word will remain in the TXREG register. c) Flag bit, TXIF, will not be set. d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit, TXIF, will now be set. e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Transmission: 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC. 2. Clear bits CREN and SREN. 3. If interrupts are desired, set enable bit TXIE. 4. If 9-bit transmission is desired, set bit TX9. 5. Enable the transmission by setting enable bit TXEN. 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D. 7.

Start transmission by loading data to the TXREGx register. 8. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 51 TXREG EUSART Transmit Register 51 TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 51 BAUDCON ABDOVF RCIDL SCKP BRG16 WUE ABDEN 51 SPBRGH EUSART Baud Rate Generator Register High Byte 51 SPBRG EUSART Baud Rate Generator Register Low Byte 51 Legend: = unimplemented, read as 0 . Shaded cells are not used for synchronous slav e transmission. Note 1: These bits are unimplemented on 28-pin devices and read as 0 . DS39626B-page 220 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 18.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a don t care in Slave mode. If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from the lowpower mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception: 1. Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC. 2. If interrupts are desired, set enable bit RCIE. 3. If 9-bit reception is desired, set bit RX9. 4. To enable reception, set enable bit CREN. 5. Flag bit, RCIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCIE, was set. 6. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception. 7. Read the 8-bit received data by reading the RCREG register. 8. If any error occurred, clear the error by clearing bit CREN. 9. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set. TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52

IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 RCSTA SPEN RX9 SREN CREN ADDEN FERR OERR RX9D 51 RCREG EUSART Receive Register 51 TXSTA CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D 51 BAUDCON ABDOVF RCIDL SCKP BRG16 WUE ABDEN 51 SPBRGH EUSART Baud Rate Generator Register High Byte 51 SPBRG EUSART Baud Rate Generator Register Low Byte 51 Legend: = unimplemented, read as 0 . Shaded cells are not used for synchronous slav e reception. Note 1: These bits are unimplemented on 28-pin devices and read as 0 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 221

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 222 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE The Analog-to-Digital (A/D) converter module has 10 inputs for the 28-pin devices and 13 for the 40/44-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number. The module has five registers: A/D Result High Register (ADRESH) A/D Result Low Register (ADRESL) A/D Control Register 0 (ADCON0) A/D Control Register 1 (ADCON1) A/D Control Register 2 (ADCON2) The ADCON0 register, shown in Register 19-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in Register 19-3, configures the A/D clock source, programmed acquisition time and justification. REGISTER 19-1: ADCON0: A/D CONTROL REGISTER 0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7-6 Unimplemented: Read as 0 bit 5-2 CHS3:CHS0: Analog Channel Select bits 0000 = Channel 0 (AN0) 0001 = Channel 1 (AN1) 0010 = Channel 2 (AN2) 0011 = Channel 3 (AN3) 0100 = Channel 4 (AN4) 0101 = Channel 5 (AN5)(1,2) 0110 = Channel 6 (AN6)(1,2) 0111 = Channel 7 (AN7)(1,2) 1000 = Channel 8 (AN8) 1001 = Channel 9 (AN9) 1010 = Channel 10 (AN10) 1011 = Channel 11 (AN11) 1100 = Channel 12 (AN12 1101 = Unimplemented(2) 1110 = Unimplemented(2) 1111 = Unimplemented(2) Note 1: These channels are not implemented on 28-pin devices. 2: Performing a conversion on unimplemented channels will return a floating inpu t measurement. bit 1 GO/DONE: A/D Conversion Status bit When ADON = 1: 1 = A/D conversion in progress 0 = A/D Idle bit 0 ADON: A/D On bit 1 = A/D converter module is enabled 0 = A/D converter module is disabled Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0

-n = Value at POR 1

= Bit is set 0

= Bit is cleared x = Bit is unknown

CHS3 CHS2 CHS1 CHS0 GO/DONE ADON . 2004 Microchip Technology Inc. Preliminary DS39626B-page 223

PIC18F2525/2620/4525/4620 REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1 U-0 U-0 R/W-0 R/W-0 R/W-0(1) R/W(1) R/W(1) R/W(1) bit 7 bit 0 bit 7-6 bit 5 bit 4 bit 3-0 Unimplemented: Read as 0 VCFG1: Voltage Reference Configuration bit (VREF- source) 1= VREF- (AN2) 0= VSS VCFG0: Voltage Reference Configuration bit (VREF+ source) 1= VREF+ (AN3) 0= VDD PCFG3:PCFG0: A/D Port Configuration Control bits VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0 PCFG3: PCFG0 AN12AN11AN10AN9AN8AN7(2) AN6(2) AN5(2) AN4AN3AN2AN1AN0 0000(1) A A A A A A A A A A A A A 0001 A A A A A A A A A A A A A 0010 A A A A A A A A A A A A A 0011 D A A A A A A A A A A A A 0100 D D A A A A A A A A A A A 0101 D D D A A A A A A A A A A 0110 D D D D A A A A A A A A A 0111(1) D D D D D A A A A A A A A 1000 D D D D D D A A A A A A A 1001 D D D D D D D A A A A A A 1010 D D D D D D D D A A A A A 1011 D D D D D D D D D A A A A 1100 D D D D D D D D D D A A A 1101 D D D D D D D D D D D A A 1110 D D D D D D D D D D D D A 1111 D D D D D D D D D D D D D A = Analog input D = Digital I/O Note 1: The POR value of the PCFG bits depends on the value of the PBADEN configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111. 2: AN5 through AN7 are available only on 40/44-pin devices. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown DS39626B-page 224 Preliminary .

2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 ADFM: A/D Result Format Select bit 1 = Right justified 0 = Left justified bit 6 Unimplemented: Read as 0 bit 5-3 ACQT2:ACQT0: A/D Acquisition Time Select bits 111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD(1) bit 2-0 ADCS2:ADCS0: A/D Conversion Clock Select bits 111= FRC (clock derived from A/D RC oscillator)(1) 110= FOSC/64 101= FOSC/16 100= FOSC/4 011= FRC (clock derived from A/D RC oscillator)(1) 010= FOSC/32 001= FOSC/8 000= FOSC/2 Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be execu ted before starting a conversion. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown ADFM ADCS2 ADCS1 ADCS0 ACQT2 ACQT1 ACQT0

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 225

PIC18F2525/2620/4525/4620 The analog reference voltage is software selectable to either the device s positive and negative supply voltage (VDD and VSS), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins. The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D s internal RC oscillator. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. FIGURE 19-1: A/D BLOCK DIAGRAM A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 19-1. (Input Voltage) VAIN VREF+ Reference Voltage VDD VCFG1:VCFG0 CHS3:CHS0 AN7(1) AN6(1) AN5(1) AN4 AN3 AN2 AN1 AN0 0111 0110 0101 0100 0011 0010 0001 0000 10-Bit Converter

VREFVSS A/D AN12 AN11 AN10 AN9 AN8 1100 1011 1010 1001 1000 Note 1: Channels AN5 through AN7 are not available on 28-pin devices. 2: I/O pins have diode protection to VDD and VSS. 0X 1X X1 X0 DS39626B-page 226 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 The value in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset. After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 19.1 A/D Acquisition Requirements . After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion. The following steps should be followed to perform an A/D conversion: 1. Configure the A/D module: Configure analog pins, voltage reference and digital I/O (ADCON1) Select A/D input channel (ADCON0) Select A/D acquisition time (ADCON2) Select A/D conversion clock (ADCON2) Turn on A/D module (ADCON0) 2. Configure A/D interrupt (if desired): Clear ADIF bit Set ADIE bit Set GIE bit 3. Wait the required acquisition time (if required). 4. Start conversion: Set GO/DONE bit (ADCON0 register) 5. Wait for A/D conversion to complete, by either: Polling for the GO/DONE bit to be cleared OR Waiting for the A/D interrupt 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required. 7. For next conversion, go to step 1 or step 2, as

required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts. FIGURE 19-2: A/D TRANSFER FUNCTION Digital Code Output 3FEh 003h 002h 001h 000h 0.5 LSB1 LSB1.5 LSB2 LSB2.5 LSB1022 LSB1022.5 LSB 3 LSB Analog Input Voltage 3FFh 1023 LSB1023.5 LSB FIGURE 19-3: ANALOG INPUT MODEL VAIN CPIN Rs ANx 5 pF VT = 0.6V VT = 0.6V ILEAKAGE RIC = 1k Sampling Switch SS RSS CHOLD = 25 pF VSS VDD 100 nA Legend: CPIN VT ILEAKAGE RIC SS CHOLD = input capacitance = threshold voltage = leakage current at the pin due to = interconnect resistance = sampling switch = sample/hold capacitance (from DAC) various junctions = sampling switch resistance RSS VDD 6V Sampling Switch 5V 4V 3V 2V 1 2 3 4 (kO) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 227

PIC18F2525/2620/4525/4620 19.1 A/D Acquisition Requirements To calculate the minimum acquisition time, For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-3. The source impedance (RS) and the internal sampling switch (RSS) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (RSS) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 kO. After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion. Note: When the conversion is started, the holding capacitor is disconnected from the input pin. EQUATION 19-1: ACQUISITION TIME Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution. Example 19-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions: CHOLD = 25 pF Rs = 2.5 kO Conversion Error = 1/2 LSb VDD =5V . Rss = 2 kO Temperature = 85C (system max.) TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature C oefficient = TAMP + TC + TCOFF EQUATION 19-2: A/D MINIMUM CHARGING TIME (1 e(-TC/CHOLD(RIC + RSS + RS))) VHOLD = (VREF (VREF/2048)) or TC = -(CHOLD)(RIC + RSS + RS) ln(1/2048) EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME TACQ = TAMP + TC + TCOFF TAMP = 0.2 s TCOFF = (Temp 25C)(0.02 s/C)

(85C

25C)(0.02 s/C)

1.2 s Temperature coefficient is only required for temperatures > 25C. Below 25C, TCOFF = 0 ms. TC = -(CHOLD)(RIC + RSS + RS) ln(1/2047) -(25 pF) (1 kO + 2 kO + 2.5 kO) ln(0.0004883) 1.05 s TACQ = 0.2 s + 1 s + 1.2 s 2.4 s DS39626B-page 228 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 19.2 Selecting and Configuring 19.3 Selecting the A/D Conversion Acquisition Time Clock The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time. Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>), which provides a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit. Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times. In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun. The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD: 2 TOSC 4 TOSC 8 TOSC 16 TOSC 32 TOSC 64 TOSC Internal RC Oscillator For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130 for more information). Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected. TABLE 19-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock Source (TAD) Maximum Device Frequency Operation ADCS2:ADCS0 PIC18F2X20/4X20 PIC18LF2X20/4X20(4) 2 TOSC 000 2.86 MHz 1.43 kHz 4 TOSC 100 5.71 MHz 2.86 MHz 8 TOSC 001 11.43 MHz 5.72 MHz 16 TOSC 101 22.86 MHz 11.43 MHz 32 TOSC 010 40.0 MHz 22.86 MHz 64 TOSC 110 40.0 MHz 22.86 MHz RC(3) x11 1.00 MHz(1) 1.00 MHz(2) Note 1: The RC source has a typical TAD time of 1.2 s. 2: The RC source has a typical TAD time of 2.5 s. 3: For device frequencies above 1 MHz, the device must be in Sleep for the entire c onversion or the A/D accuracy may be out of specification. 4: Low-power (PIC18LFXXXX) devices only. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 229

PIC18F2525/2620/4525/4620 19.4 Operation in Power Managed Modes The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power managed mode. If the A/D is expected to operate while the device is in a power managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed. If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected. Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to 000 and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion. 19.5 Configuring Analog Port Pins The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted. The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits. Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted. 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device s specification limits. 3: The PBADEN bit in Configuration

Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG<3:0> bits in ADCON1 are reset. DS39626B-page 230 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 19.6 A/D Conversions After the A/D conversion is completed or aborted, a Figure 19-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins. Figure 19-5 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are set to 010 and selecting a 4 TAD acquisition time before the conversion starts. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). 2TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started. Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D. 19.7 Discharge The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values. FIGURE 19-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0) TAD1 TAD2 TAD3 TAD4 TAD5 TAD6 TAD7 TAD8 TAD11 Set GO bit Holding capacitor is disconnected from analog input (typically 100 ns) TAD9 TAD10TCY - TAD ADRESH:ADRESL is loaded, GO bit is cleared, ADIF bit is set, holding capacitor is connected to analog input. Conversion starts b0b9 b6 b5 b4 b3 b2 b1b8 b7 On the following cycle: TAD1 Discharge FIGURE 19-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD) 1 2 3 4 5 6 7 8 11 Set GO bit (Holding capacitor is disconnected) 9 10 Conversion starts 1 2 3 4

(Holding capacitor continues acquiring input) TACQT Cycles TAD Cycles Automatic Acquisition Time b0b9 b6 b5 b4 b3 b2 b1b8 b7 ADRESH:ADRESL is loaded, GO bit is cleared, ADIF bit is set, holding capacitor is connected to analog input. On the following cycle: TAD1 Discharge . 2004 Microchip Technology Inc. Preliminary DS39626B-page 231

PIC18F2525/2620/4525/4620 19.8 Use of the CCP2 Trigger An A/D conversion can be started by the Special Event Trigger of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion). If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module but will still reset the Timer1 (or Timer3) counter. TABLE 19-2: REGISTERS ASSOCIATED WITH A/D OPERATION Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR1 PSPIF(1) ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF 52 PIE1 PSPIE(1) ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 52 IPR1 PSPIP(1) ADIP RCIP TXIP SSPIP CCP1IP TMR2IP TMR1IP 52 PIR2 OSCFIF CMIF EEIF BCLIF HLVDIF TMR3IF CCP2IF 52 PIE2 OSCFIE CMIE EEIE BCLIE HLVDIE TMR3IE CCP2IE 52 IPR2 OSCFIP CMIP EEIP BCLIP HLVDIP TMR3IP CCP2IP 52 ADRESH A/D Result Register High Byte 51 ADRESL A/D Result Register Low Byte 51 ADCON0 CHS3 CHS2 CHS1 CHS0 GO/DONE ADON 51 ADCON1 VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0 51 ADCON2 ADFM ACQT2 ACQT1 ACQT0 ADCS2 ADCS1 ADCS0 51 PORTA RA7(1) RA6(1) RA5 RA4 RA3 RA2 RA1 RA0 52 TRISA TRISA7(2) TRISA6(2) PORTA Data Direction Control Register 52 PORTB RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 52 TRISB PORTB Data Direction Control Register 52 LATB PORTB Data Latch Register (Read and Write to Data Latch) 52 PORTE(4) RE3(3) RE2 RE1 RE0 52 TRISE(4) IBF OBF IBOV PSPMODE TRISE2 TRISE1 TRISE0 52 LATE(4) PORTE Data Latch Register 52 Legend: = unimplemented, read as 0 . Shaded cells are not used for A/D conversion. Note 1: These bits are unimplemented on 28-pin devices; always maintain these bi ts clear. 2:

PORTA<7:6> and their direction bits are individually configured as port pins bas ed on various primary oscillator modes. When disabled, these bits read as 0 . 3: RE3 port bit is available only as an input pin when the MCLRE configuration bit is 0 . 4: These registers are not implemented on 28-pin devices. DS39626B-page 232 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 20.0 COMPARATOR MODULE The CMCON register (Register 20-1) selects the comparator input and output configuration. Block The analog comparator module contains two diagrams of the various comparator con figurations are comparators that can be configured in a variety of shown in Figure 20-1. ways. The inputs can be selected from the analog inputs multiplexed with pins RA0 through RA5, as well as the on-chip voltage reference (see Section 21.0 Comparator Voltage Reference Module ). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register. REGISTER 20-1: CMCON: COMPARATOR CONTROL REGISTER R-0 R-0 R/W-0 R/W-0 R/W-0 R/W-1 R/W-1 R/W-1 C2OUT C1OUT C2INV C1INV CIS CM2 CM1 CM0 bit 7 bit 0 bit 7 C2OUT: Comparator 2 Output bit When C2INV = 0: 1 = C2 VIN+ > C2 VIN0 = C2 VIN+ < C2 VINWhen C2INV = 1: 1 = C2 VIN+ < C2 VIN0 = C2 VIN+ > C2 VINbit 6 C1OUT: Comparator 1 Output bit When C1INV = 0: 1 = C1 VIN+ > C1 VIN0 = C1 VIN+ < C1 VINWhen C1INV = 1: 1 = C1 VIN+ < C1 VIN0 = C1 VIN+ > C1 VINbit 5 C2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted 0 = C2 output not inverted bit 4 C1INV: Comparator 1 Output Inversion bit 1 = C1 output inverted 0 = C1 output not inverted bit 3 CIS: Comparator Input Switch bit When CM2:CM0 = 110: 1 =C1 VIN- connects to RA3/AN3/VREF+ C2 VIN- connects to RA2/AN2/VREF-/CVREF 0 =C1 VIN- connects to RA0/AN0 C2 VIN- connects to RA1/AN1 bit 2-0 CM2:CM0: Comparator Mode bits Figure 20-1 shows the Comparator modes and the CM2:CM0 bit settings. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown . 2004 Microchip Technology Inc. Preliminary DS39626B-page 233

PIC18F2525/2620/4525/4620 20.1 Comparator Configuration changed, the comparator output level may not be valid for the specified mode change delay shown in There are eight modes of operation for the comparaSection 26.0 Electrical Characteristics .

tors, shown in Figure 20-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The Note: Comparator interrupts should be disabled TRISA register controls the data direction of the com during a Comparator mode change; parator pins for each mode. If the Comparator mode is otherwise, a false interrupt may occur. FIGURE 20-1: COMPARATOR I/O OPERATING MODES Comparators Reset Comparators Off (POR Default Value) CM2:CM0 = 000 CM2:CM0 = 111 RA0/AN0 VINA VINDRA0/ AN0 C1VIN+RA3/AN3/ Off (Read as 0 )A C1VIN+ Off (Read as 0 )DRA3/AN3/ VREF+ VREF+ RA1/AN1 VINA VINDRA1/ AN1 C2VIN+RA2/AN2/ Off (Read as 0 )A C2VIN+ Off (Read as 0 )DRA2/AN2/ VREF-/CVREF VREF-/CVREF Two Independent Comparators Two Independent Comparators with Outputs CM2:CM0 = 010 CM2:CM0 = 011 VINARA0/ AN0 VINARA0/ AN0 C1VIN+ C1OUTARA3/AN3/ C1VIN+ C1OUTARA3/AN3/ VREF+ VREF+ RA4/T0CKI/C1OUT* C2 VINVIN+ C2OUT A A RA1/AN1 RA2/AN2/ VREF-/CVREF C2 VINVIN+ C2OUT

A A RA1/AN1 RA2/AN2/ VREF-/CVREF RA5/AN4/SS/HLVDIN/C2OUT* Two Common Reference Comparators Two Common Reference Comparators with Outputs CM2:CM0 = 100 CM2:CM0 = 101 VINARA0/ AN0 VINARA0/ AN0 C1VIN+ C1OUTARA3/AN3/ C1VIN+ C1OUTARA3/AN3/ VREF+ VREF+ RA4/T0CKI/C1OUT* VINARA1/ AN1 C2VIN+ C2OUTDRA2/AN2/ VREF-/CVREF C2 VINVIN+ C2OUT A D RA5/AN4/SS/HLVDIN/C2OUT* RA1/AN1 RA2/AN2/ VREF-/CVREF One Independent Comparator with Output Four Inputs Multiplexed to Two Comparator s CM2:CM0 = 001 CM2:CM0 = 110 VINARA0/ AN0 VINA CIS = 0RA0/AN0 C1VIN+ C1OUTARA3/AN3/ VREF+ C1VIN+ C1OUTA CIS = 1RA3/AN3/ VREF+ RA4/T0CKI/C1OUT* VINA CIS = 0RA1/AN1 VINDRA1/ AN1 C2VIN+ C2OUTA CIS = 1RA2/AN2/ VREF-/CVREF C2VIN+ Off (Read as 0 )DRA2/AN2/ VREF-/CVREF From VREF ModuleCVREF A = Analog Input, port reads zeros always D = Digital Input CIS (CMCON<3>) is th e Comparator Input Switch * Setting the TRISA<5:4> bits will disable the comparator outputs by configuring the pins as inputs. DS39626B-page 234 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 20.2 Comparator Operation A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty, due to input offsets and response time. 20.3 Comparator Reference Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2). FIGURE 20-2: SINGLE COMPARATOR 20.3.1 EXTERNAL REFERENCE SIGNAL +VIN+ VINOutput Output VINVIN+ When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSS and VDD and can be applied to either pin of the comparator(s). 20.3.2 INTERNAL REFERENCE SIGNAL The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in Section 21.0 Comparator Voltage Reference Module . The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators. 20.4 Comparator Response Time Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 26.0

Electrical Characteristics ). 20.5 Comparator Outputs The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RA4 and I/O pins. When enabled, multiplexors in the output of the RA4 and RA5 pins will switch and the output each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

RA5 path of and

The TRISA bits will still function as an output enable/ disable for the RA4 and RA5 pins while in this mode. The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>). Note 1: When reading the Port register, all pins configured as analog inputs will read as a 0 . Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification. 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 235

PIC18F2525/2620/4525/4620 FIGURE 20-3: COMPARATOR OUTPUT BLOCK DIAGRAM D Q EN To RA4 or RA5 pin Bus Data Set MULTIPLEX CMIF bit -+ Port pins Read CMCON Reset From other Comparator CxINV D Q EN CL 20.6 Comparator Interrupts The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a 1 to this register, a simulated interrupt may be initiated. Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs. Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR registers) interrupt flag may not get set. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner: a) Any read or write of CMCON will end the mismatch condition. b) Clear flag bit CMIF. A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and

allow flag bit CMIF to be cleared. 20.7 Comparator Operation During Sleep When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected. 20.8 Effects of a Reset A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 111). However, the input pins (RA0 through RA3) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time. DS39626B-page 236 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 20.9 Analog Input Connection range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may Considerations occur. A maximum source impedance of 10 kO is A simplified circuit for an analog input is shown in recommended for the analog sources. Any external Figure 20-4. Since the analog pins are connected to a component connected to an analog input pin, such as digital output, they have reverse biased diodes to VDD a capacitor or a Zener di ode, should have very little and VSS. The analog input, therefore, must be between leakage current. VSS and VDD. If the input voltage deviates from this FIGURE 20-4: COMPARATOR ANALOG INPUT MODEL VA RS < 10k AIN CPIN 5 pF VDD VT = 0.6V VT = 0.6V RIC ILEAKAGE 500 nA VSS Legend: CPIN = Input Capacitance VT = Threshold Voltage ILEAKAGE = Leakage Current at the pin due to various junctions RIC = Interconnect Resistance RS = Source Impedance VA = Analog Voltage Comparator Input TABLE 20-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page CMCON C2OUT C1OUT C2INV C1INV CIS CM2 CM1 CM0 51 CVRCON CVREN CVROE CVRR CVRSS CVR3 CVR2 CVR1 CVR0 51 INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 52 EEIF BCLIF HLVDIF TMR3IF CCP2IF 52 PIR2 OSCFIF CMIF PIE2 OSCFIE CMIE EEIE BCLIE HLVDIE TMR3IE CCP2IE 52 IPR2 OSCFIP CMIP EEIP BCLIP HLVDIP TMR3IP CCP2IP 52 PORTA RA7(1) RA6(1) RA5 RA4 RA3 RA2 RA1 RA0 52 LATA LATA7(1) LATA6(1) PORTA Data Latch Register (Read and Write to Data Latch) 52 TRISA TRISA7(1) TRISA6(1) PORTA Data Direction Control Register 52 Legend: le. = unimplemented, read as 0 . Shaded cells are unused by the comparator modu

Note 1: PORTA<7:6> and their direction and latch bits are individually configure d as port pins based on various primary oscillator modes. When disabled, these bits read as 0 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 237

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 238 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 21.0 COMPARATOR VOLTAGE REFERENCE MODULE The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them. A block diagram of the module is shown in Figure 21-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module s supply reference can be provided from either device VDD/VSS or an external voltage reference. 21.1 Configuring the Comparator Voltage Reference The voltage reference module is controlled through the CVRCON register (Register 21-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows: If CVRR = 1: CVREF = ((CVR3:CVR0)/24) x CVRSRC If CVRR = 0: CVREF = (CVRSRC x 1/4) + (((CVR3:CVR0)/32) x CVRSRC) The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>). The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 26-3 in Section 26.0 Electrical Characteristics ). REGISTER 21-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 bit 7 bit 0 bit 7 CVREN: Comparator Voltage Reference Enable bit

1 =CVREF circuit powered on 0 =CVREF circuit powered down bit 6 CVROE: Comparator VREF Output Enable bit(1) 1 =CVREF voltage level is also output on the RA2/AN2/VREF-/CVREF pin 0 =CVREF voltage is disconnected from the RA2/AN2/VREF-/CVREF pin Note 1: CVROE overrides the TRISA<2> bit setting. bit 5 CVRR: Comparator VREF Range Selection bit 1 = 0 to 0.667 CVRSRC, with CVRSRC/24 step size (low range) 0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size (high range) bit 4 CVRSS: Comparator VREF Source Selection bit 1 = Comparator reference source, CVRSRC = (VREF+) (VREF-) 0 = Comparator reference source, CVRSRC = VDD VSS bit 3-0 CVR3:CVR0: Comparator VREF Value Selection bits (0 = (CVR3:CVR0) = 15) When CVRR = 1: CVREF = ((CVR3:CVR0)/24) (CVRSRC) When CVRR = 0: CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) (CVRSRC) Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown CVREN CVROE(1) CVRR CVRSS CVR3 CVR2 CVR1 CVR0 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 239

PIC18F2525/2620/4525/4620 FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM 16-to-1 MUX CVR3:CVR0 8R RCVREN CVRSS = 0 VDD VREF+ CVRSS = 1 8R CVRSS = 0 VREFCVRSS = 1 R R R R R R 16 Steps CVRR CVREF 21.2 Voltage Reference Accuracy/Error The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in Section 26.0 Electrical Characteristics . 21.3 Operation During Sleep When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled. 21.4 Effects of a Reset A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA2 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared. 21.5 Connection Considerations The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the CVROE bit is set. Enabling the voltage reference output onto RA2 when it is configured as a digital input will increase current consumption. Connecting RA2 as a digital output with CVRSS enabled will also increase

current consumption. The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique. DS39626B-page 240 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 21-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE CVREF Output + CVREF Module Voltage Reference Output Impedance R(1) RA2 Note 1: R is dependent upon the voltage reference configuration bits, CVRCON<3:0 > and CVRCON<5>. PIC18FXXXX TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page CVRCON CVREN CVROE CVRR CVRSS CVR3 CVR2 CVR1 CVR0 51 CMCON C2OUT C1OUT C2INV C1INV CIS CM2 CM1 CM0 51 TRISA TRISA7(1) TRISA6(1) PORTA Data Direction Control Register 52 Legend: Shaded cells are not used with the comparator voltage reference. Note 1: PORTA pins are enabled based on oscillator configuration. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 241

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 242 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 22.0 HIGH/LOW-VOLTAGE DETECT (HLVD) PIC18F2525/2620/4525/4620 devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt. The High/Low-Voltage Detect Control register (Register 22-1) completely controls the operation of the HLVD module. This allows the circuitry to be turned off by the user under software control, which minimizes the current consumption for the device. The block diagram for the HLVD module is shown in Figure 22-1. REGISTER 22-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER R/W-0 U-0 R-0 R/W-0 R/W-0 R/W-1 R/W-0 R/W-1 VDIRMAG IRVST HLVDEN HLVDL3 HLVDL2 HLVDL1 HLVDL0

bit 7 bit 0 bit 7 VDIRMAG: Voltage Direction Magnitude Select bit 1 = Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0) 0 = Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0) bit 6 Unimplemented: Read as 0 bit 5 IRVST: Internal Reference Voltage Stable Flag bit 1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range 0 = Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled bit 4 HLVDEN: High/Low-Voltage Detect Power Enable bit 1 = HLVD enabled 0 = HLVD disabled bit 3-0 HLVDL3:HLVDL0: Voltage Detection Limit bits 1111 = External analog input is used (input comes from the HLVDIN pin) 1110 = Maximum setting . . . 0000 = Minimum setting Note: See Table 26-4 in Section 26.0 Electrical Characteristics for the specificat ions. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown

The module is enabled by setting the HLVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set. The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point. . 2004 Microchip Technology Inc. DS39626B-page 243

PIC18F2525/2620/4525/4620 22.1 Operation When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The trip point voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit. The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>). The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL3:HLVDL0 are set to 1111 . In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range. FIGURE 22-1: HLVD MODULE BLOCK DIAGRAM (WITH EXTERNAL INPUT) Set VDD 16 to 1 MUX HLVDEN HLVDCON HLVDIN HLVDL3:HLVDL0 Register HLVDIN VDD Externally Generated Trip Point HLVDIF HLVDEN BOREN Internal Voltage Reference VDIRMAG DS39626B-page 244 . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 22.2 HLVD Setup The following steps are needed to set up the HLVD module: 1. Disable the module by clearing the HLVDEN bit (HLVDCON<4>). 2. Write the value to the HLVDL3:HLVDL0 bits that selects the desired HLVD trip point. 3. Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0). 4. Enable the HLVD module by setting the HLVDEN bit. 5. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt. 6. Enable the HLVD interrupt if interrupts are desired by setting the HLVDIE and GIE bits (PIE<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set. 22.3 Current Consumption When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B. Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled. 22.4 HLVD Start-up Time The internal reference voltage of the HLVD module, specified in electrical specification parameter D420, may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device s current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36. The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 22-2 or Figure 22-3.

FIGURE 22-2: LOW-VOLTAGE DETECT OPERATION (VDIRMAG = 0) VLVD VDD HLVDIF VLVD VDD Enable HLVD TIVRST HLVDIF may not be set Enable HLVD HLVDIF HLVDIF cleared in software HLVDIF cleared in software HLVDIF cleared in software, CASE 1: CASE 2: HLVDIF remains set since HLVD condition still exists TIVRST Internal Reference is stable Internal Reference is stable IRVST IRVST . 2004 Microchip Technology Inc. DS39626B-page 245

PIC18F2525/2620/4525/4620 FIGURE 22-3: HIGH-VOLTAGE DETECT OPERATION (VDIRMAG = 1) VLVD VDD HLVDIF VLVD VDD Enable HLVD TIVRST HLVDIF may not be set Enable HLVD HLVDIF HLVDIF cleared in software HLVDIF cleared in software HLVDIF cleared in software, CASE 1: CASE 2: HLVDIF remains set since HLVD condition still exists TIVRST IRVST Internal Reference is stable Internal Reference is stable IRVST 22.5 Applications FIGURE 22-4: TYPICAL LOW-VOLTAGE DETECT APPLICATION In many applications, the ability to detect a drop below or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect a Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin). For general battery applications, Figure 22-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform housekeeping tasks and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit. VA VB

TA TB

Time Legend: VA = HLVD trip point VB = Minimum valid device operating voltage Voltage DS39626B-page 246 . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 22.6 Operation During Sleep 22.7 Effects of a Reset When enabled, the HLVD circuitry continues to operate A device Reset forces all registers to their Reset state. during Sleep. If the device voltage crosses the trip This forces the HLVD module to be turned off. point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled. TABLE 22-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on Page HLVDCON VDIRMAG IRVST HLVDEN HLVDL3 HLVDL2 HLVDL1 HLVDL0 50 INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 49 PIR2 OSCFIF CMIF EEIF BCLIF HLVDIF TMR3IF CCP2IF 52 PIE2 OSCFIE CMIE EEIE BCLIE HLVDIE TMR3IE CCP2IE 52 IPR2 OSCFIP CMIP EEIP BCLIP HLVDIP TMR3IP CCP2IP 52 Legend: = unimplemented, read as 0 . Shaded cells are unused by the HLVD module.

. 2004 Microchip Technology Inc. DS39626B-page 247

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 248 . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 23.0 SPECIAL FEATURES OF THE CPU PIC18F2525/2620/4525/4620 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are: Oscillator Selection Resets: -Power-on Reset (POR) -Power-up Timer (PWRT) -Oscillator Start-up Timer (OST) -Brown-out Reset (BOR) Interrupts Watchdog Timer (WDT) Fail-Safe Clock Monitor Two-Speed Start-up Code Protection ID Locations In-Circuit Serial Programming The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in Section 2.0 Oscillator Configurations . A complete discussion of device Resets and interrupts is available in previous sections of this data sheet. In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F2525/2620/4525/ 4620 devices have a Watchdog Timer, which is either permanently enabled via the configuration bits or software controlled (if configured as disabled). The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. TwoSpeed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays. All of these features are enabled and configured by setting the appropriate configuration register bits. 23.1 Configuration Bits The configuration bits can be programmed (read as 0 ) or left unprogrammed (read as 1 ) to select various device configurations. These bits are mapped starting at program memory location 300000h. The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the

configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes. Programming the configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the configuration register sets up the address and the data for the configuration register write. Setting the WR bit starts a long write to the configuration register. The configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a 1 or a 0 into the cell. For additional details on Flash programming, refer to Section 6.5 Writing to Flash Program Memory . TABLE 23-1: CONFIGURATION BITS AND DEVICE IDs File Name 300001h CONFIG1H 300002h CONFIG2L 300003h CONFIG2H 300005h CONFIG3H 300006h CONFIG4L 300008h CONFIG5L 300009h CONFIG5H 30000Ah CONFIG6L 30000Bh CONFIG6H 30000Ch CONFIG7L 30000Dh CONFIG7H 3FFFFEh DEVID1(1) 3FFFFFh DEVID2(1) Bit 7 IESO MCLRE DEBUG CPD WRTD DEV2 DEV10 Bit 6 FCMEN

XINST CPB WRTB EBTRB DEV1

DEV9 Bit 5

WRTC DEV0 DEV8 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Default/ Unprogrammed Value FOSC3 FOSC2 FOSC1 FOSC0 00-- 0111 BORV1 BORV0 BOREN1 BOREN0 PWRTEN ---1 1111 WDTPS3 WDTPS2 WDTPS1 WDTPS0 WDTEN ---1 1111 LPT1OSC PBADEN CCP2MX 1--- -011 LVP STVREN 10-- -1-1 CP3(1) CP2 CP1 CP0 ---- 1111 11-- --WRT3(1) WRT2 WRT1 WRT0 ---- 1111 111- --EBTR3(1) EBTR2 EBTR1 EBTR0 ---- 1111 -1-- ---REV4 REV3 REV2 REV1 REV0 xxxx xxxx(2) DEV7 DEV6 DEV5 DEV4 DEV3 0000 1100 Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as 0 . Note 1: Unimplemented in PIC18FX525 devices; maintain this bit set. 2: See Register 23-14 for DEVID1 values. DEVID registers are read-only and canno t be programmed by the user. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 249

PIC18F2525/2620/4525/4620 REGISTER 23-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h) R/P-0 R/P-0 U-0 U-0 R/P-0 R/P-1 R/P-1 R/P-1 bit 7 bit 0 bit 7 IESO: Internal/External Oscillator Switchover bit 1 = Oscillator Switchover mode enabled 0 = Oscillator Switchover mode disabled bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled bit 5-4 Unimplemented: Read as 0 bit 3-0 FOSC3:FOSC0: Oscillator Selection bits 11xx = External RC oscillator, CLKO function on RA6 101x = External RC oscillator, CLKO function on RA6 1001 = Internal oscillator block, CLKO function on RA6, port function on RA7 1000 = Internal oscillator block, port function on RA6 and RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKO function on RA6 0011 = External RC oscillator, CLKO function on RA6 0010 = HS oscillator 0001 = XT oscillator 0000 = LP oscillator Legend: R = Readable bit P = Programmable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state IESO FCMEN FOSC3 FOSC2 FOSC1 FOSC0

DS39626B-page 250 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 23-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h) U-0 U-0 U-0 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 BORV1(1) BORV0(1) BOREN1(2) BOREN0(2) PWRTEN(2) bit 7 bit 0 bit 7-5 Unimplemented: Read as 0

bit 4-3 BORV1:BORV0: Brown-out Reset Voltage bits(1) 11 = Minimum setting . . . 00 = Maximum setting bit 2-1 BOREN1:BOREN0: Brown-out Reset Enable bits(2) 11= Brown-out Reset enabled in hardware only (SBOREN is disabled) 10= Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled) 01= Brown-out Reset enabled and controlled by software (SBOREN is enabled) 00= Brown-out Reset disabled in hardware and software bit 0 PWRTEN: Power-up Timer Enable bit(2) 1 = PWRT disabled 0 = PWRT enabled Note 1: See Section 26.1 DC Characteristics for the specifications.

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled. Legend: R = Readable bit P = Programmable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state . 2004 Microchip Technology Inc. Preliminary DS39626B-page 251

PIC18F2525/2620/4525/4620 REGISTER 23-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h) U-0 U-0 U-0 R/P-1 R/P-1 R/P-1 R/P-1 R/P-1 bit 7 bit 0 bit 7-5 Unimplemented: Read as 0 bit 4-1 WDTPS3:WDTPS0: Watchdog Timer Postscale Select bits 1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1 bit 0 WDTEN: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled (control is placed on the SWDTEN bit) Legend: R = Readable bit P = Programmable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state WDTPS3 WDTPS2 WDTPS1 WDTPS0 WDTEN DS39626B-page 252 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 23-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h) R/P-1 U-0 U-0 U-0 U-0 R/P-0 R/P-1 R/P-1 bit 7 bit 0 bit 7 MCLRE: MCLR Pin Enable bit 1 = MCLR pin enabled; RE3 input pin disabled 0 = RE3 input pin enabled; MCLR disabled bit 6-3 Unimplemented: Read as 0 bit 2 LPT1OSC: Low-Power Timer1 Oscillator Enable bit 1 = Timer1 configured for low-power operation 0 = Timer1 configured for higher power operation bit 1 PBADEN: PORTB A/D Enable bit (Affects ADCON1 Reset state. ADCON1 controls PORTB<4:0> pin configuration.) 1 = PORTB<4:0> pins are configured as analog input channels on Reset 0 = PORTB<4:0> pins are configured as digital I/O on Reset bit 0 CCP2MX: CCP2 Mux bit 1 = CCP2 input/output is multiplexed with RC1 0 = CCP2 input/output is multiplexed with RB3 Legend: R = Readable bit P = Programmable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state REGISTER 23-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h) R/P-1 R/P-0 U-0 U-0 U-0 R/P-1 U-0 R/P-1 bit 7 bit 0 bit 7 DEBUG: Background Debugger Enable bit 1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins 0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug bit 6 XINST: Extended Instruction Set Enable bit 1 = Instruction set extension and Indexed Addressing mode enabled 0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode) bit 5-3 Unimplemented: Read as 0 bit 2 LVP: Single-Supply ICSP Enable bit 1 = Single-Supply ICSP enabled 0 = Single-Supply ICSP disabled bit 1 Unimplemented: Read as 0 bit 0 STVREN: Stack Full/Underflow Reset Enable bit 1 = Stack full/underflow will cause Reset 0 = Stack full/underflow will not cause Reset Legend: R = Readable bit C = Clearable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state MCLRE LPT1OSC PBADEN CCP2MX DEBUG XINST LVP STVREN . 2004 Microchip Technology Inc. Preliminary DS39626B-page 253

PIC18F2525/2620/4525/4620 REGISTER 23-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h) U-0 U-0 U-0 U-0 R/C-1 R/C-1 R/C-1 R/C-1 bit 7 bit 0 bit 7-4 Unimplemented: Read as 0 bit 3 CP3: Code Protection bit(1) 1 = Block 3 (00C000-00FFFFh) not code-protected 0 = Block 3 (00C000-00FFFFh) code-protected Note 1: Unimplemented in PIC18FX525 devices; maintain this bit set. bit 2 CP2: Code Protection bit 1 = Block 2 (008000-00BFFFh) not code-protected 0 = Block 2 (008000-00BFFFh) code-protected bit 1 CP1: Code Protection bit 1 = Block 1 (004000-007FFFh) not code-protected 0 = Block 1 (004000-007FFFh) code-protected bit 0 CP0: Code Protection bit 1 = Block 0 (000800-003FFFh) not code-protected 0 = Block 0 (000800-003FFFh) code-protected Legend: R = Readable bit C = Clearable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state REGISTER 23-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h) R/C-1 R/C-1 U-0 U-0 U-0 U-0 U-0 U-0 bit 7 bit 0 bit 7 CPD: Data EEPROM Code Protection bit 1 = Data EEPROM not code-protected 0 = Data EEPROM code-protected bit 6 CPB: Boot Block Code Protection bit 1 = Boot block (000000-0007FFh) not code-protected 0 = Boot block (000000-0007FFh) code-protected bit 5-0 Unimplemented: Read as 0 Legend: R = Readable bit C = Clearable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state CP3(1) CP2 CP1 CP0 CPD CPB DS39626B-page 254 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 23-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah) U-0 U-0 U-0 U-0 R/C-1 R/C-1 R/C-1 R/C-1 bit 7 bit 0 bit 7-4 Unimplemented: Read as 0 bit 3 WRT3: Write Protection bit(1) 1 = Block 3 (00C000-00FFFFh) not write-protected 0 = Block 3 (00C000-00FFFFh) write-protected Note 1: Unimplemented in PIC18FX525 devices; maintain this bit set. bit 2 WRT2: Write Protection bit 1 = Block 2 (008000-00BFFFh) not write-protected 0 = Block 2 (008000-00BFFFh) write-protected bit 1 WRT1: Write Protection bit 1 = Block 1 (004000-007FFFh) not write-protected 0 = Block 1 (004000-007FFFh) write-protected bit 0 WRT0: Write Protection bit 1 = Block 0 (000800-003FFFh) not write-protected 0 = Block 0 (000800-003FFFh) write-protected Legend: R = Readable bit C = Clearable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state REGISTER 23-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh) R/C-1 R/C-1 R-1 U-0 U-0 U-0 U-0 U-0 bit 7 bit 0 bit 7 WRTD: Data EEPROM Write Protection bit 1 = Data EEPROM not write-protected 0 = Data EEPROM write-protected bit 6 WRTB: Boot Block Write Protection bit 1 = Boot block (000000-0007FFh) not write-protected 0 = Boot block (000000-0007FFh) write-protected bit 5 WRTC: Configuration Register Write Protection bit(1) 1 = Configuration registers (300000-3000FFh) not write-protected 0 = Configuration registers (300000-3000FFh) write-protected Note 1: This bit is read-only in normal execution mode; it can be written only i n Program mode. bit 4-0 Unimplemented: Read as 0 Legend: R = Readable bit C = Clearable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state WRT3(1) WRT2 WRT1 WRT0 WRTD WRTB WRTC(1) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 255

PIC18F2525/2620/4525/4620 REGISTER 23-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch) U-0 U-0 U-0 U-0 R/C-1 R/C-1 R/C-1 R/C-1 bit 7 bit 0 bit 7-4 Unimplemented: Read as 0 bit 3 EBTR3: Table Read Protection bit(1) 1= Block 3 (00C000-00FFFFh) not protected from table reads executed in other blo cks 0= Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks Note 1: Unimplemented in PIC18FX525 devices; maintain this bit set. bit 2 EBTR2: Table Read Protection bit 1= Block 2 (008000-00BFFFh) not protected from table reads executed in other blo cks 0= Block 2 (008000-00BFFFh) protected from table reads executed in other blocks bit 1 EBTR1: Table Read Protection bit 1= Block 1 (004000-007FFFh) not protected from table reads executed in other blo cks 0= Block 1 (004000-007FFFh) protected from table reads executed in other blocks bit 0 EBTR0: Table Read Protection bit 1= Block 0 (000800-003FFFh) not protected from table reads executed in other blo cks 0= Block 0 (000800-003FFFh) protected from table reads executed in other blocks Legend: R = Readable bit C = Clearable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state REGISTER 23-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh) U-0 R/C-1 U-0 U-0 U-0 U-0 U-0 U-0 bit 7 bit 0 bit 7 Unimplemented: Read as 0 bit 6 EBTRB: Boot Block Table Read Protection bit 1 = Boot block (000000-0007FFh) not protected from table reads executed in other blocks 0 = Boot block (000000-0007FFh) protected from table reads executed in other blo cks bit 5-0 Unimplemented: Read as 0 Legend: R = Readable bit C = Clearable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state EBTR3(1) EBTR2 EBTR1 EBTR0 EBTRB DS39626B-page 256 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 23-12: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2525/2620/4525/4620 DEVIC ES R R R R R R R R bit 7 bit 0 bit 7-5 DEV2:DEV0: Device ID bits 000 = PIC18F4620 010 = PIC18F4525 100 = PIC18F2620 110 = PIC18F2525 bit 4-0 REV4:REV0: Revision ID bits These bits are used to indicate the device revision. Legend: R = Read-only bit P = Programmable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state REGISTER 23-13: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2525/2620/4525/4620 DEVIC ES R R R R R R R R bit 7 bit 0 bit 7-0 DEV10:DEV3: Device ID bits These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to ident ify the part number. 0000 1100 = PIC18F2525/2620/4525/4620 devices Note: These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence. Legend: R = Read-only bit P = Programmable bit U = Unimplemented bit, read as 0 -n = Value when device is unprogrammed u = Unchanged from programmed state DEV2 DEV1 DEV0 REV4 REV3 REV2 REV1 REV0 DEV10 DEV9 DEV8 DEV7 DEV6 DEV5 DEV4 DEV3 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 257

PIC18F2525/2620/4525/4620 23.2 Watchdog Timer (WDT) For PIC18F2525/2620/4525/4620 devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator. The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred. FIGURE 23-1: WDT BLOCK DIAGRAM Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed. 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts. 3: When a CLRWDT instruction is executed, the postscaler count will be cleared. 23.2.1 CONTROL REGISTER Register 23-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable configuration bit, but only if the configuration bit has disabled the WDT. INTRC Source WDT Wake-up Reset WDT Counter Programmable Postscaler 1:1 to 1:32,768 Enable WDT WDTPS<3:0> SWDTEN WDTEN CLRWDT 4 from Power Reset All Device Resets Sleep 128 Change on IRCF bits Managed Modes DS39626B-page 258 Preliminary .

2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 REGISTER 23-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 bit 7 bit 0 bit 7-1 Unimplemented: Read as 0 bit 0 SWDTEN: Software Controlled Watchdog Timer Enable bit(1) 1 = Watchdog Timer is on 0 = Watchdog Timer is off Note 1: This bit has no effect if the configuration bit, WDTEN, is enabled. Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as 0 -n = Value at POR SWDTEN(1) TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page RCON IPEN SBOREN(1) RI TO PD POR BOR 50 WDTCON SWDTEN 50 Legend: = unimplemented, read as 0 . Shaded cells are not used by the Watchdog Time r. Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bi ts = 01; otherwise, it is disabled and reads as 0 . See Section 4.4 Brown-out Reset (BOR) . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 259

PIC18F2525/2620/4525/4620 23.3 Two-Speed Start-up The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTOSC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO configuration bit. Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled. When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode. In all other power managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored. 23.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP While using the INTOSC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power managed modes, including multiple SLEEP instructions (refer to Section 3.1.4 Multiple Sleep Commands ). In practice, this means that user code can change the SCS1:SCS0 bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine housekeeping tasks and return to Sleep before the device starts to operate from the primary oscillator. User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise,

the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode. FIGURE 23-2: TIMING TRANSITION FOR TWO-SPEED START-UP (INTOSC TO HSPLL) Q1 Q3 Q4 OSC1 Peripheral Program PC PC + 2 INTOSC PLL Clock Q1 PC + 6 Q2 Output Q3 Q4 Q1 CPU Clock PC + 4 Clock Counter Q2 Q2 Q3 Note 1: TOST = 1024 TOSC; TPLL = 2 ms (approx). These intervals are not shown to scale. 2: Clock transition typically occurs within 2-4 TOSC. Wake from Interrupt Event TPLL(1) 1 2 n-1 n Clock OSTS bit Set Transition(2) Multiplexer TOST(1) DS39626B-page 260 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 23.4 Fail-Safe Clock Monitor The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN configuration bit. When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 23-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock. FIGURE 23-3: FSCM BLOCK DIAGRAM Peripheral INTRC 64 S C Q (32 s) 488 Hz (2.048 ms) Clock Monitor Latch (CM) (edge-triggered) Clock Failure Detected Source Clock Q Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 23-4). This causes the following: the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>); the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source this is the fail-safe condition); and the WDT is reset. During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable

for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 Multiple Sleep Commands and Section 23.3.1 Special Considerations for Using Two-Speed Start-up for more details. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode. The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible. 23.4.1 FSCM AND THE WATCHDOG TIMER Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled. As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out. 23.4.2 EXITING FAIL-SAFE OPERATION The fail-safe condition is terminated by either a device Reset or by entering a power managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a TwoSpeed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock. The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power managed mode is entered.

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 261

PIC18F2525/2620/4525/4620 FIGURE 23-4: FSCM TIMING DIAGRAM OSCFIF CM Output Device Clock Output Sample Clock Failure Detected Oscillator Failure Note: The device clock is normally at a much higher frequency than the sample cl ock. The relative frequencies in this example have been chosen for clarity. (Q) CM Test CM Test CM Test 23.4.3 FSCM INTERRUPTS IN POWER MANAGED MODES By entering a power managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the power managed clock source resumes in the power managed mode. If an oscillator failure occurs during power managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur. If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source. 23.4.4 POR OR WAKE FROM SLEEP The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events. For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillator s failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged. As noted in Section 23.3.1 Special Considerations for Using Two-Speed Start-up , it is also possible to select another clock configuration and enter an alternate power managed mode while waiting for the primary clock to become stable. When the new power managed mode is selected, the primary clock is disabled. DS39626B-page 262 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 23.5 Program Verification and Each of the five blocks has three code protection bits associated with them. They are: Code Protection Code-Protect bit (CPn) The overall structure of the code protection on the Write-Protect bit (WRTn) PIC18 Flash devices differs significantly from other PICmicro devices. External Block Table Read bit (EBTRn) The user program memory is divided into five blocks. Figure 23-5 shows the program memory organization One of these is a boot block of 2 Kbytes. The remainder for 48 and 64-Kbyte devices and the specific code of the memory is divided into four blocks on binary protection bit associated with each block. The actual boundaries. locations of the bits are summarized in Table 23-3. FIGURE 23-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F2525/2620/4525/4620 MEMORY SIZE/DEVICE Block Code Protection 48 Kbytes 64 Kbytes Address Controlled By: (PIC18F2525/4525) (PIC18F2620/4620) Range Boot Block Boot Block Block 0 Block 0 Block 1 Block 1 Block 2 Block 2 Unimplemented Read 0 s Block 3 Unimplemented Unimplemented Read 0 s Read 0 s 000000h CPB, WRTB, EBTRB 0007FFh 000800h CP0, WRT0, EBTR0 003FFFh 004000h

CP1, WRT1, EBTR1 007FFFh 008000h CP2, WRT2, EBTR2 00B7FFh 00C000h CP3, WRT3, EBTR3 00FFFFh 010000h (Unimplemented Memory Space) 1FFFFFh TABLE 23-3: SUMMARY OF CODE PROTECTION REGISTERS File Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 300008h CONFIG5L CP3(1) CP2 CP1 CP0 300009h CONFIG5H CPD CPB 30000Ah CONFIG6L WRT3(1) WRT2 WRT1 WRT0 30000Bh CONFIG6H WRTD WRTB WRTC 30000Ch CONFIG7L EBTR3(1) EBTR2 EBTR1 EBTR0 30000Dh CONFIG7H EBTRB Legend: Shaded cells are unimplemented. Note 1: These bits are unimplemented in PIC18FX525 devices; maintain this bit se t. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 263

PIC18F2525/2620/4525/4620 23.5.1 PROGRAM MEMORY CODE PROTECTION The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The configuration registers may be read and written with the table read and table write instructions. In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is 0 . The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to 0 , a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading 0 s. Figures 23-6 through 23-8 illustrate table write and table read protection. Note: Code protection bits may only be written to a 0 from a 1 state. It is not possible to write a 1 to a bit in the 0 state. Code protection bits are only set to 1 by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP operation or an external programmer. FIGURE 23-6: TABLE WRITE (WRTn) DISALLOWED 000000h 0007FFh 000800h 003FFFh 004000h 007FFFh 008000h 00BFFFh 00C000h 00FFFFh WRTB, EBTRB = 11 WRT0, EBTR0 = 01 WRT1, EBTR1 = 11 WRT2, EBTR2 = 11 WRT3, EBTR3 = 11 TBLWT* TBLPTR = 0008FFh PC = 003FFEh TBLWT*PC = 00BFFEh Register Values Program Memory Configuration Bit Settings Results: All table writes disabled to Blockn whenever WRTn = 0. DS39626B-page 264

Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 23-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED Register Values Program Memory Configuration Bit Settings TBLRD* 000000h WRTB, EBTRB = 11 0007FFh 000800h TBLPTR = 0008FFh WRT0, EBTR0 = 10 003FFFh 004000h PC = 007FFEh WRT1, EBTR1 = 11 007FFFh 008000h WRT2, EBTR2 = 11 00BFFFh 00C000h WRT3, EBTR3 = 11 00FFFFh Results: All table reads from external blocks to Blockn are disabled whenever EB TRn = 0. TABLAT register returns a value of 0 . FIGURE 23-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED Register Values Program Memory Configuration Bit Settings TBLRD* 000000h WRTB, EBTRB = 11 0007FFh 000800h TBLPTR = 0008FFh WRT0, EBTR0 = 10 PC = 003FFEh 003FFFh 004000h WRT1, EBTR1 = 11 007FFFh

008000h WRT2, EBTR2 = 11 00BFFFh 00C000h WRT3, EBTR3 = 11 00FFFFh Results: Table reads permitted within Blockn, even when EBTRBn = 0. TABLAT register returns the value of the data at the location TBLPTR. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 265

PIC18F2525/2620/4525/4620 23.5.2 DATA EEPROM CODE PROTECTION The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings. 23.5.3 CONFIGURATION REGISTER PROTECTION The configuration registers can be write-protected. The WRTC bit controls protection of the configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP operation or an external programmer. 23.6 ID Locations Eight memory locations (200000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected. 23.7 In-Circuit Serial Programming PIC18F2525/2620/4525/4620 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. 23.8 In-Circuit Debugger When the DEBUG configuration bit is programmed to a 0 , the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 23-4 shows which resources are required by the background debugger. TABLE 23-4: DEBUGGER RESOURCES To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP/RE3, VDD, VSS, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of

the third party development tool companies. 23.9 Single-Supply ICSP Programming The LVP configuration bit enables Single-Supply ICSP Programming (formerly known as Low-Voltage ICSP Programming or LVP). When Single-Supply Programming is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RE3 pin, but the RB5/KBI1/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin. While programming, using Single-Supply Programming, VDD is applied to the MCLR/VPP/RE3 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin. Note 1: High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin. 2: By default, Single-Supply ICSP Programming is enabled in unprogrammed devices (as supplied from Microchip) and erased devices. 3: When Single-Supply Programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin. 4: When LVP is enabled, externally pull the PGM pin to VSS to allow normal program execution. If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RB5/KBI1/PGM then becomes available as the digital I/O pin, RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/ VPP/RE3 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device. Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V. I/O pins: RB6, RB7 Stack: 2 levels Program Memory: 512 bytes Data Memory: 10 bytes DS39626B-page 266 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 24.0 INSTRUCTION SET SUMMARY The literal instructions may use some of the follow ing PIC18F2525/2620/4525/4620 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section. 24.1 Standard Instruction Set The standard PIC18 instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations. Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories: Byte-oriented operations Bit-oriented operations Literal operations Control operations The PIC18 instruction set summary in Table 24-2 lists byte-oriented, bit-oriented, literal and control operations. Table 24-1 shows the opcode field descriptions. Most byte-oriented instructions have three operands: 1. The file register (specified by f ) 2. The destination of the result (specified by d ) 3. The accessed memory (specified by a ) The file register designator f specifies which file register is to be used by the instruction. The destination designator d specifies where the result of the operation is to be placed. If d is zero, the result is placed in the WREG register. If d is one, the result is placed in the file register specified in the instruction. All bit-oriented instructions have three operands: 1. The file register (specified by f ) 2. The bit in the file register (specified by b ) 3. The accessed memory (specified by a ) The bit field designator b selects the number of the bit

affected by the operation, while the file register designator f represents the number of the file in which the bit is located. operands: A literal value to be loaded into a file register (specified by k ) The desired FSR register to load the literal value into (specified by f ) No operand required (specified by ) The control instructions may use some of the following operands: A program memory address (specified by n )

The mode of the CALL or RETURN instructions (specified by s ) The mode of the table read and table write instructions (specified by m ) No operand required (specified by ) All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are 1 s. If this second word is executed as an instruction (by itself), it will execute as a NOP. All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. The double-word instructions execute in two instruction cycles. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 s. Two-word branch instructions (if true) would take 3 s. Figure 24-1 shows the general formats that the instructions can have. All examples use the convention nnh to represent a hexadecimal number. The Instruction Set Summary, shown in Table 24-2, lists the standard instructions recognized by the Microchip MPASM Assembler. Section 24.1.1 Standard Instruction Set a description of each instruction. provides

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 267

PIC18F2525/2620/4525/4620 TABLE 24-1: OPCODE FIELD DESCRIPTIONS Field Description a RAM access bit a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register bbb Bit address within an 8-bit file register (0 to 7). BSR Bank Select Register. Used to select the current RAM bank. C, DC, Z, OV, N ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative. d Destination select bit d = 0: store result in WREG d = 1: store result in file register f dest Destination: either the WREG register or the specified register file locati on. f 8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h). fs 12-bit Register file address (000h to FFFh). This is the source address. fd 12-bit Register file address (000h to FFFh). This is the destination address. GIE Global Interrupt Enable bit. k Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20bit value). label Label name. mm * *+ *+* The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions: No change to register (such as TBLPTR with table reads and writes) Post-Increment register (such as TBLPTR with table reads and writes) Post-Decrement register (such as TBLPTR with table reads and writes) Pre-Increment register (such as TBLPTR with table reads and writes) n The relative address (2 s complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions. PC Program Counter. PCL Program Counter Low Byte. PCH Program Counter High Byte. PCLATH Program Counter High Byte Latch. PCLATU Program Counter Upper Byte Latch. PD Power-down bit. PRODH Product of Multiply High Byte. PRODL Product of Multiply Low Byte. s Fast Call/Return mode select bit s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode) TBLPTR 21-bit Table Pointer (points to a Program Memory location). TABLAT 8-bit Table Latch. TO Time-out bit. TOS Top-of-Stack. u Unused or unchanged. WDT Watchdog Timer. WREG Working register (accumulator). x Don t care ( 0 or 1 ). The assembler will generate code with x = 0. It is the recommen ded form of use for

compatibility with all Microchip software tools. zs 7-bit offset value for indirect addressing of register files (source). zd 7-bit offset value for indirect addressing of register files (destination). { } Optional argument. [text] Indicates an indexed address. (text) The contents of text. [expr]<n> Specifies bit n of the register indicated by the pointer expr. . Assigned to. < > Register bit field. . In the set of. italics User defined term (font is Courier). DS39626B-page 268 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 24-1: GENERAL FORMAT FOR INSTRUCTIONS Byte-oriented file register operations Example Instruction 15 10 9 87 0 OPCODE d a f (FILE #) ADDWF MYREG, W, B d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) 15 12 11 0 OPCODE f (Source FILE #) MOVFF MYREG1, MYREG2 15 12 11 0 1111 f (Destination FILE #) f = 12-bit file register address Bit-oriented file register operations 15 12 11 98 7 0 OPCODE b (BIT #) a f (FILE #) BSF MYREG, bit, B b a a f = = = = 3-bit position of bit in file register (f) 0 to force Access Bank 1 for BSR to select bank 8-bit file register address

Literal operations 15 8 7 0 OPCODE k (literal) MOVLW 7Fh k = 8-bit immediate value

Control operations CALL, GOTO and Branch operations 15 87 0 OPCODE n<7:0> (literal) GOTO Label 15 12 11 0 n = 20-bit immediate value 15 8 7 0 15 12 11 0 S = Fast bit 15 11 10 015 8 7 0 1111 n<19:8> (literal) OPCODES n<7:0> (literal) CALL MYFUNC 1111 n<19:8> (literal) OPCODE n<10:0> (literal) BRA MYFUNC OPCODE n<7:0> (literal) BC MYFUNC . 2004 Microchip Technology Inc. Preliminary DS39626B-page 269

PIC18F2525/2620/4525/4620 TABLE 24-2: PIC18FXXXX INSTRUCTION SET Mnemonic, Operands Description Cycles 16-Bit Instruction Word Status Affected Notes MSb LSb BYTE-ORIENTED OPERATIONS ADDWF f, d, a Add WREG and f 1 0010 01da0 ffff ffff C, DC, Z, OV, N 1, ADDWFC f, d, a Add WREG and CARRY bit to f 1 0010 0da ffff ffff C, DC, 1, 2 ANDWF f, d, a AND WREG with f 1 0001 01da ffff ffff Z, N 1,2 CLRF f, a Clear f 1 0110 101a ffff ffff Z 2 COMF f, d, a Complement f 1 0001 11da ffff ffff Z, N 1, 2 CPFSEQ f, a Compare f with WREG, skip = 1 (2 or 3) 0110 001a ffff ffff CPFSGT f, a Compare f with WREG, skip > 1 (2 or 3) 0110 010a ffff ffff CPFSLT f, a Compare f with WREG, skip < 1 (2 or 3) 0110 000a ffff ffff

2 Z, OV, N

None 4 None 4 None 1, 2

DECF f, d, a Decrement f 1 0000 01da ffff ffff C, DC, Z, OV, N 1, 2, 3, 4 DECFSZ f, d, a Decrement f, Skip if 0 1 (2 or 3) 0010 11da ffff ffff None 1, 2, 3, 4 DCFSNZ f, d, a Decrement f, Skip if Not 0 1 (2 or 3) 0100 11da ffff ffff None 1, 2 INCF f, d, a Increment f 1 0010 10da ffff ffff C, DC, Z, OV, N 1, 2, 3, 4 INCFSZ f, d, a Increment f, Skip if 0 1 (2 or 3) 0011 11da ffff ffff None 4 INFSNZ f, d, a Increment f, Skip if Not 0 1 (2 or 3) 0100 10da ffff ffff None 1, 2 IORWF f, d, a Inclusive OR WREG with f 1 0001 00da ffff ffff Z, N 1, 2 MOVF f, d, a Move f 1 0101 00da ffff ffff Z, N 1 MOVFF fs, fd Move fs (source) to 1st word fd (destination) 2nd word 2 1100 1111 ffff ffff ffff ffff ffff ffff None MOVWF f, a Move WREG to f 1 0110 111a ffff ffff None MULWF f, a Multiply WREG with f 1 0000 001a ffff ffff None 1, 2 NEGF f, a Negate f 1 0110 110a ffff ffff C, DC, Z, OV, N RLCF f, d, a Rotate Left f through Carry 1 0011 01da ffff ffff C, Z, N 1, 2 RLNCF f, d, a Rotate Left f (No Carry) 1 0100 01da ffff ffff Z, N RRCF f, d, a Rotate Right f through Carry 1 0011 00da ffff ffff C, Z, N RRNCF f, d, a Rotate Right f (No Carry) 1 0100 00da ffff ffff Z, N SETF f, a Set f 1 0110 100a ffff ffff None 1, 2 SUBFWB f, d, a Subtract f from WREG with borrow 1 0101 01da ffff ffff C, DC, Z, OV, N SUBWF f, d, a Subtract WREG from f 1 0101 11da ffff ffff C, DC, Z, OV, N 1, 2 SUBWFB f, d, a Subtract WREG from f with borrow

1 0101 10da SWAPF f, d, TSTFSZ f, a XORWF f, d,

ffff ffff C, DC, Z, a Swap nibbles in f Test f, skip if 0 1 a Exclusive OR WREG

OV, N 1 0011 10da ffff ffff None 4 (2 or 3) 0110 011a ffff ffff None 1, 2 with f 1 0001 10da ffff ffff Z, N

Note 1: When a Port register is modified as a function of itself (e.g., MOVF POR TB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is 1 igured as input and is driven low by an external device, the data will be written back with a 0 . 2: If this instruction is executed on the TMR0 register (and where applicable, , the prescaler will be cleared if assigned. d = 1) for a pin conf

3: If Program Counter (PC) is modified or a conditional test is true, the instructi on requires two cycles. The second cycle is executed as a NOP. 4: Some instructions are two-word instructions. The second word of these instructio ns will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bit s. This ensures that all program memory locations have a valid instruction. DS39626B-page 270 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED) BIT-ORIENTED OPERATIONS BCF BSF BTFSC BTFSS BTG f, b, a f, b, a f, b, a f, b, a f, d, a Bit Clear f Bit Set f Bit Test f, Skip if Clear Bit Test f, Skip if Set Bit Toggle f CONTROL OPERATIONS BC BN BNC BNN BNOV BNZ BOV BRA BZ CALL CLRWDT DAW GOTO NOP NOP POP PUSH RCALL RESET RETFIE RETLW RETURN SLEEP n n n n n n n n n n, s n

n s k s Branch if Carry Branch if Negative Branch if Not Carry Branch if Not Negative Branch if Not Overflow Branch if Not Zero Branch if Overflow Branch Unconditionally Branch if Zero Call subroutine 1st word 2nd word Clear Watchdog Timer Decimal Adjust WREG Go to address 1st word 2nd word No Operation No Operation Pop top of return stack (TOS) Push top of return stack (TOS) Relative Call Software device Reset Return from interrupt enable Return with literal in WREG Return from Subroutine Go into Standby mode Mnemonic, Operands Description 1 1 1 (2 or 3) 1 (2 or 3) 1 1 (2) 1 (2) 1 (2) 1 (2) 1 (2) 1 (2) 1 (2) 2 1 (2) 2 1 1 2 1 1 1 1 2 1

2 2 2 1 Cycles 1001 1000 1011 1010 0111 bbba bbba bbba bbba bbba ffff ffff ffff ffff ffff ffff ffff ffff ffff ffff None None None None None 1110 1110 1110 1110 1110 1110 1110 1101 1110 1110 1111 0000 0000 1110 1111 0000 1111 0000 0000 1101 0000 0000 0000 0000 0000 0010 0110 0011 0111 0101

0001 0100 0nnn 0000 110s kkkk 0000 0000 1111 kkkk 0000 xxxx 0000 0000 1nnn 0000 0000 1100 0000 0000 nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn kkkk kkkk 0000 0000 kkkk kkkk 0000 xxxx 0000 0000 nnnn 1111 0001 kkkk 0001 0000 nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn kkkk kkkk 0100 0111 kkkk kkkk

0000 xxxx 0110 0101 nnnn 1111 000s kkkk 001s 0011 None None None None None None None None None None TO, PD C None None None None None None All GIE/GIEH, PEIE/GIEL None None TO, PD 16-Bit Instruction Word Status Affected MSb LSb 1, 2 1, 2 3, 4 3, 4 1, 2 4 Notes Note 1: When a Port register is modified as a function of itself (e.g., MOVF POR TB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is 1 for a pin conf igured as input and is driven low by an external device, the data will be written back with a 0 . 2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned. 3: If Program Counter (PC) is modified or a conditional test is true, the instru ction requires two cycles. The second cycle is executed as a NOP. 4: Some instructions are two-word instructions. The second word of these instruc tions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bit s. This ensures that all program memory locations have a valid instruction.

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 271

PIC18F2525/2620/4525/4620 TABLE 24-2: PIC18FXXXX INSTRUCTION SET (CONTINUED) Mnemonic, Operands Description Cycles 16-Bit Instruction Word Status Affected Notes MSb LSb LITERAL OPERATIONS ADDLW k Add literal and WREG 1 0000 1111 kkkk kkkk C, DC, Z, OV, N ANDLW k AND literal with WREG 1 0000 1011 kkkk kkkk Z, N IORLW k Inclusive OR literal with WREG 1 0000 1001 kkkk kkkk Z, N LFSR f, k Move literal (12-bit) 2nd word to FSR(f) 1st word 2 1110 1111 1110 0000 00ff kkkk kkkk kkkk None MOVLB k Move literal to BSR<3:0> 1 0000 0001 0000 kkkk None MOVLW k Move literal to WREG 1 0000 1110 kkkk kkkk None MULLW k Multiply literal with WREG 1 0000 1101 kkkk kkkk None RETLW k Return with literal in WREG 2 0000 1100 kkkk kkkk None SUBLW k Subtract WREG from literal 1 0000 1000 kkkk kkkk C, DC, Z, OV, N XORLW k Exclusive OR literal with WREG 1 0000 1010 kkkk kkkk Z, N DATA MEMORY . PROGRAM MEMORY OPERATIONS TBLRD* Table Read 2 0000 0000 0000 1000 None TBLRD*+ Table Read with post-increment 0000 0000 0000 1001 None TBLRD*-Table Read with post-decrement 0000 0000 0000 1010 None TBLRD+* Table Read with pre-increment 0000 0000 0000 1011 None TBLWT* Table Write 2 0000 0000 0000 1100 None TBLWT*+ Table Write with post-increment 0000 0000 0000 1101 None TBLWT*-Table Write with post-decrement 0000 0000 0000 1110 None TBLWT+* Table Write with pre-increment 0000 0000 0000 1111 None Note 1: When a Port register is modified as a function of itself (e.g., MOVF POR TB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is 1 for a pin conf igured as input and is driven low by an external device, the data will be written back with a 0 . 2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned. 3: If Program Counter (PC) is modified or a conditional test is true, the instru ction requires two cycles. The second cycle is executed as a NOP. 4: Some instructions are two-word instructions. The second word of these instruc tions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bit s. This ensures that all program memory locations have a valid instruction.

DS39626B-page 272 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 24.1.1 STANDARD INSTRUCTION SET ADDLW ADD Literal to W Syntax: ADDLW k Operands: 0 = k = 255 Operation: (W) + k . W Status Affected: N, OV, C, DC, Z Encoding: 0000 1111 kkkk kkkk Description: The contents of W are added to the 8-bit literal k and the result is placed in W. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to W literal k Data Example: ADDLW 15h Before Instruction W = 10h After Instruction W = 25h ADDWF ADD W to f Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 ADDWF f {,d {,a}} 0 = f = 255 d . [0,1] a . [0,1] (W) + (f) . dest N, OV, C, DC, Z 0010 01da ffff ffff Add W to register f . If d is 0 , the

result is stored in W. If d is 1 , the result is stored back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1 Q2Q3 Q4 Decode Read Process Write to register f Data destination Example: ADDWF REG, 0, 0 Before Instruction W = 17h REG = 0C2h After Instruction W = 0D9h REG = 0C2h Note: All PIC18 instructions may take an optional label argument preceding the i nstruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {l abel} instruction argument(s). . 2004 Microchip Technology Inc. Preliminary DS39626B-page 273

PIC18F2525/2620/4525/4620 ADDWFC ADD W and CARRY bit to f Syntax: ADDWFC f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (W) + (f) + (C) . dest Status Affected: N,OV, C, DC, Z Encoding: 0010 00da ffff ffff Description: Add W, the CARRY flag and data memory location f . If d is 0 , the result is placed in W. If d is 1 , the result is placed in data memory location f . If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: ADDWFC REG, 0, 1 Before Instruction CARRY bit = 1 REG = 02h W = 4Dh After Instruction CARRY bit = 0 REG = 02h W = 50h ANDLW AND Literal with W Syntax: Operands: Operation: Status Affected: ANDLW k

0 = k = 255 (W) .AND. k . W N, Z Encoding: 0000 1011 kkkk kkkk Description: The contents of W are AND ed with the 8-bit literal k . The result is placed in W. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read literal Process Write to W k Data Example: ANDLW 05Fh Before Instruction W = A3h After Instruction W = 03h DS39626B-page 274 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 ANDWF AND W with f Syntax: ANDWF f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (W) .AND. (f) . dest Status Affected: N, Z Encoding: 0001 01da ffff ffff Description: The contents of W are AND ed with register f . If d is 0 , the result is stored in W. If d is 1 , the result is stored back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: ANDWF REG, 0, 0 Before Instruction W = 17h REG = C2h After Instruction W = 02h REG = C2h BC Branch if Carry Syntax: BC n Operands: -128 = n = 127 Operation: if CARRY bit is (PC) + 2 + 2n . PC Status Affected: None Encoding:

1110 0010 nnnn nnnn Description: If the CARRY bit is 1 , then the program will branch. The 2 s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 If No Jump: Q1 Q2 Q3 Q4 Decode Read literal Process Write to PC n Data No No No No operation operation operation operation Decode Read literal Process No n Data operation Example: HERE BC 5 Before Instruction PC = address (HERE) After Instruction If CARRY = 1; PC = address (HERE + 12) If CARRY = 0; PC = address (HERE + 2) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 275

PIC18F2525/2620/4525/4620 BCF Bit Clear f Syntax: BCF f, b {,a} Operands: 0 = f = 255 0 = b = 7 a . [0,1] Operation: 0 . f<b> Status Affected: None Encoding: 1001 bbba ffff ffff Description: Bit b in register f is cleared. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read Process Write register f Data register Example: BCF FLAG_REG, 7, 0 Before Instruction FLAG_REG = After Instruction FLAG_REG = C7h 47h BN Branch if Negative Syntax: BN n Operands: -128 = n = 127 Operation: if NEGATIVE bit is 1 (PC) + 2 + 2n . PC Status Affected: None Encoding: 1110 0110 nnnn nnnn f

Description: If the NEGATIVE bit is 1 , then the program will branch. The 2 s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 Decode Read literal Process Write to PC n Data No No No No operation operation operation operation If No Jump: Q1 Q2Q3 Q4 Decode Read literal Process No n Data operation Example: HERE BN Jump Before Instruction PC = address (HERE) After Instruction If NEGATIVE = 1; PC = address (Jump) If NEGATIVE = 0; PC = address (HERE + 2) DS39626B-page 276 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 BNC Branch if Not Carry Syntax: BNC n Operands: -128 = n = 127 Operation: if CARRY bit is (PC) + 2 + 2n . PC Status Affected: None Encoding: 1110 0011 nnnn nnnn Description: If the CARRY bit is 0 , then the program will branch. The 2 s complement number 2n is added to the PC. Since the PC will have Description: If the NEGATIVE bit is 0 , then the program will branch. The 2 s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. two-cycle instruction. Words: 1 Words: 1 Cycles: 1(2) Cycles: 1(2) Q Cycle Activity: If Jump: Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Decode Read literal Process Write to PC n Data No No No No operation operation operation operation If No Jump: Q1 Q2Q3 Q4 Decode Read literal Process No n Data operation Example: HERE BNC Jump Example: HERE BNN Jump Before Instruction Before Instruction PC = address (HERE) PC = address (HERE) After Instruction After Instruction If CARRY = 0; If NEGATIVE = 0; PC = address (Jump) PC = address (Jump) If CARRY = 1; If NEGATIVE = 1; PC = address (HERE + 2) PC = address (HERE + 2) BNN Branch if Not Negative Syntax: BNN n

Operands: -128 = n = 127 Operation: if NEGATIVE bit is 0 (PC) + 2 + 2n . PC Status Affected: None Encoding: 1110 0111 nnnn nnnn Decode Read literal Process Write to PC n Data No No No No operation operation operation operation If No Jump: Q1 Q2Q3 Q4 Decode Read literal Process No n Data operation . 2004 Microchip Technology Inc. Preliminary DS39626B-page 277

PIC18F2525/2620/4525/4620 BNOV Branch if Not Overflow Syntax: Operands: BNOV n -128 = n = 127 Operation: if OVERFLOW bit is 0 (PC) + 2 + 2n . PC Status Affected: None Encoding: 1110 0101 nnnn nnnn Description: If the OVERFLOW bit is 0 , then the program will branch. The 2 s complement number 2n is added to the PC. Since the PC will have Description: If the ZERO bit is 0 , then the program will branch. The 2 s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. two-cycle instruction. Words: 1 Words: 1 Cycles: 1(2) Cycles: 1(2) Q Cycle Activity: If Jump: Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Decode Read literal Process Write to PC n Data No No No No operation operation operation operation If No Jump: Q1 Q2Q3 Q4 Decode Read literal Process No n Data operation Example: HERE BNOV Jump Before Instruction PC = address (HERE) After Instruction If OVERFLOW = 0; PC = address (Jump) If OVERFLOW = 1; PC = address (HERE + 2)

BNZ Branch if Not Zero Syntax: Operands: BNZ n -128 = n = 127 Operation: if ZERO bit is 0 (PC) + 2 + 2n . PC Status Affected: None Encoding: 1110 0001 nnnn nnnn Decode Read literal Process Write to PC n Data No No No No operation operation operation operation If No Jump: Q1 Q2Q3 Q4 Decode Read literal Process No n Data operation Example: HERE BNZ Jump Before Instruction PC = address (HERE) After Instruction If ZERO = 0; PC = address (Jump) If ZERO = 1; PC = address (HERE + 2) DS39626B-page 278 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 BRA Unconditional Branch Syntax: Operands: Operation: Status Affected: BRA n -1024 = n = 1023 (PC) + 2 + 2n . PC None Encoding: 1101 0nnn nnnn nnnn Description: Add the 2 s complement number 2n to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. Words: 1 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read literal Process Write to PC n Data No No No No operation operation operation operation Example: HERE BRA Jump Before Instruction PC = address (HERE) After Instruction PC = address (Jump) BSF Bit Set f Syntax: BSF f, b {,a} Operands: 0 = f = 255 0 = b = 7 a . [0,1] Operation: 1 . f<b> Status Affected: None Encoding: 1000 bbba ffff ffff

Description: Bit b in register f is set. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write register f Data register Example: BSF FLAG_REG, 7, 1 Before Instruction FLAG_REG = 0Ah After Instruction FLAG_REG = 8Ah . 2004 Microchip Technology Inc. Preliminary DS39626B-page 279 f

PIC18F2525/2620/4525/4620 BTFSC Bit Test File, Skip if Clear Syntax: BTFSC f, b {,a} Syntax: BTFSS f, b {,a} Operands: 0 = f = 255 Operands: 0 = f = 255 0 = b = 7 0 = b < 7 a . [0,1] a . [0,1] Operation: skip if (f<b>) = 0 Operation: skip if (f<b>) = 1 Status Affected: None Status Affected: None Encoding: 1011 bbba ffff ffff Description: If bit b in register f is 0 , then the next instruction is skipped. If bit b is 0 , then the next instruction fetched during the current instruction execution is discarded Description: If bit b in register f is 1 , then the next instruction is skipped. If bit b is 1 , then the next instruction fetched during the current instruction execution is discarded and a NOPis executed instead, making this a two-cycle instruction. If a is 0 , the Access Bank is selected. If and a NOPis executed instead, making this a two-cycle instruction. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Literal Offset Mode for details. Words: 1 Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q Cycle Activity: Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Decode Read Process No register f Data operation

If Q1 If Q1

skip: Q2 Q3 Q4 skip and followed by 2-word instruction: Q2 Q3 Q4

No No No No operation operation operation operation BTFSS Bit Test File, Skip if Set Encoding: 1010 bbba ffff ffff Decode Read Process No register f Data operation If Q1 If Q1 skip: Q2 Q3 Q4 skip and followed by 2-word instruction: Q2 Q3 Q4

No No No No operation operation operation operation No No No No operation operation operation operation No No No No operation operation operation operation No No No No operation operation operation operation No No No No operation operation operation operation Example: HERE BTFSC FLAG, 1, 0 Example: HERE BTFSS FLAG, 1, 0 FALSE : FALSE : TRUE : TRUE : Before Instruction Before Instruction PC = address (HERE) PC = address (HERE) After Instruction After Instruction If FLAG<1> = 0; If FLAG<1> = 0; PC If FLAG<1> = = address (TRUE) 1; PC If FLAG<1> = = address (FALSE) 1; PC = address (FALSE) PC = address (TRUE) DS39626B-page 280 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 BTG Bit Toggle f Syntax: BTG f, b {,a} Operands: 0 = f = 255 0 = b < 7 a . [0,1] Operation: (f<b>) . f<b> Status Affected: None Encoding: 0111 bbba ffff ffff Description: Bit b in data memory location f is inverted. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write register f Data register Example: BTG PORTC, 4, 0 Before Instruction: PORTC = 0111 0101 [75h] After Instruction: PORTC = 0110 0101 [65h] BOV Branch if Overflow Syntax: Operands: BOV n -128 = n = 127 Operation: if OVERFLOW bit is 1 (PC) + 2 + 2n . PC Status Affected: None f

Encoding: 1110 0100 nnnn nnnn Description: If the OVERFLOW bit is 1 , then the program will branch. The 2 s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 Decode Read literal Process Write to PC n Data No No No No operation operation operation operation If No Jump: Q1 Q2Q3 Q4 Decode Read literal Process No n Data operation Example: HERE BOV Jump Before Instruction PC = address (HERE) After Instruction If OVERFLOW = 1; PC = address (Jump) If OVERFLOW = 0; PC = address (HERE + 2) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 281

PIC18F2525/2620/4525/4620 BZ Branch if Zero Syntax: Operands: BZ n -128 = n = 127 Operation: if ZERO bit is 1 (PC) + 2 + 2n . PC Status Affected: None Encoding: 1110 0000 nnnn nnnn Description: If the ZERO bit is 1 , then the program will branch. The 2 s complement number 2n is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a two-cycle instruction. Words: 1 Cycles: 1(2) Q Cycle Activity: If Jump: Q1 Q2 Q3 Q4 If No Jump: Q1 Q2 Q3 Q4 Decode Read literal Process Write to PC n Data No No No No operation operation operation operation Decode Read literal Process No n Data operation Example: HERE BZ Jump Before Instruction PC = address (HERE) After Instruction If ZERO = 1; PC = address (Jump) If ZERO = 0; PC = address (HERE + 2) CALL Subroutine Call Syntax: CALL k {,s} Operands: 0 = k = 1048575 s . [0,1] Operation: (PC) + 4 . TOS, k . PC<20:1>, if s = 1 (W) . WS, (Status) . STATUSS,

(BSR) . BSRS Status Affected: None Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) 1110 110s k7kkk kkkk0 1111 k19kkk kkkk kkkk8 Description: Subroutine call of entire 2-Mbyte memory range. First, return address (PC + 4) is pushed onto the return stack. If s = 1, the W, Status and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If s = 0, no update occurs (default). Then, the 20-bit value k is loaded into PC<20:1>. CALL is a two-cycle instruction. Words: 2 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read literal PUSH PC to Read literal k <7:0>, stack k <19:8>, Write to PC No No No No operation operation operation operation Example: HERE CALL THERE, 1 Before Instruction PC = address (HERE) After Instruction PC = address (THERE) TOS = address (HERE + 4) WS =W BSRS = BSR STATUSS = Status DS39626B-page 282 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 CLRF Clear f Syntax: CLRF f {,a} Operands: 0 = f = 255 a . [0,1] Operation: 000h . f 1 . Z Status Affected: Z Encoding: 0110 101a ffff ffff Description: Clears the contents of the specified register. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write register f Data register Example: CLRF FLAG_REG, 1 Before Instruction FLAG_REG = 5Ah After Instruction FLAG_REG = 00h CLRWDT Clear Watchdog Timer Syntax: CLRWDT Operands: None Operation: 000h . WDT, 000h . WDT postscaler, 1 . TO, 1 . PD Status Affected: TO, PD Encoding: 0000 0000 0000 0100 Description: CLRWDT instruction resets the Watchdog Timer. It also resets the f

postscaler of the WDT. Status bits, TO and PD, are set. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode No Process No operation Data operation Example: CLRWDT Before Instruction WDT Counter = ? After Instruction WDT Counter = 00h WDT Postscaler = 0 TO = 1 PD = 1 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 283

PIC18F2525/2620/4525/4620 COMF Complement f Syntax: COMF f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f) . dest Status Affected: N, Z Encoding: 0001 11da ffff ffff Description: The contents of register f are complemented. If d is 0 , the result is stored in W. If d is 1 , the result is stored back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: COMF REG, 0, 0 Before Instruction REG = 13h After Instruction REG = 13h W = ECh CPFSEQ Compare f with W, Skip if f = W Syntax: CPFSEQ f {,a} Operands: 0 = f = 255 a . [0,1] Operation: (f) (W), skip if (f) = (W) (unsigned comparison) Status Affected: None

Encoding: 0110 001a ffff ffff Description: Compares the contents of data memory location f to the contents of W by performing an unsigned subtraction. If f = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2 Q3 Q4 If skip: Q1 Q2 Q3 Q4 Decode Read Process No register f Data operation No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation operation No No No No operation operation operation operation Example: HERE CPFSEQ REG, 0 NEQUAL : EQUAL : Before Instruction PC Address = HERE W =? REG =? After Instruction If REG = W; PC = Address (EQUAL) If REG . W; PC = Address (NEQUAL)

DS39626B-page 284 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 CPFSGT Compare f with W, Skip if f > W Syntax: CPFSGT f {,a} Operands: 0 = f = 255 a . [0,1] Operation: (f) (W), skip if (f) > (W) (unsigned comparison) Status Affected: None Encoding: 0110 010a ffff ffff Description: Compares the contents of data memory location f to the contents of the W by performing an unsigned subtraction. If the contents of f are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read Process No register f Data operation If skip: Q1 Q2Q3 Q4 No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2Q3 Q4 No No No No

operation operation operation operation No No No No operation operation operation operation Example: HERE CPFSGT REG, 0 NGREATER : GREATER : Before Instruction PC = Address (HERE) W = ? After Instruction If REG > W; PC = Address (GREATER) If REG = W; PC = Address (NGREATER) CPFSLT Compare f with W, Skip if f < W Syntax: CPFSLT f {,a} Operands: 0 = f = 255 a . [0,1] Operation: (f) (W), skip if (f) < (W) (unsigned comparison) Status Affected: None Encoding: 0110 000a ffff ffff Description: Compares the contents of data memory location f to the contents of W by performing an unsigned subtraction. If the contents of f are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read Process No register f Data operation If skip: Q1 Q2Q3 Q4

No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2Q3 Q4 No No No No operation operation operation operation No No No No operation operation operation operation Example: HERE CPFSLT REG, 1 NLESS : LESS : Before Instruction PC = Address (HERE) W = ? After Instruction If REG < W; PC = Address (LESS) If REG = W; PC = Address (NLESS) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 285

PIC18F2525/2620/4525/4620 DAW Decimal Adjust W Register Syntax: DAW Operands: None Operation: If [W<3:0> > 9] or [DC = 1] then (W<3:0>) + 6 . W<3:0>; else (W<3:0>) . W<3:0>; If [W<7:4> + DC > 9] or [C = 1] then (W<7:4>) + 6 + DC . W<7:4> ; else (W<7:4>) + DC . W<7:4> Status Affected: C Encoding: 0000 0000 0000 0111 Description: DAW adjusts the eight-bit value in W, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write register W Data W Example 1: DAW Before Instruction W = A5h C =0 DC =0 After Instruction W = 05h C =1 DC =0 Example 2: Before Instruction W = CEh C =0 DC =0 After Instruction W = 34h C =1 DC =0

DECF Decrement f Syntax: DECF f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f) 1 . dest Status Affected: C, DC, N, OV, Z Encoding: 0000 01da ffff ffff Description: Decrement register f . If d is result is stored in W. If d is 1 , the result is stored back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: DECF CNT, 1, 0 Before Instruction CNT = 01h Z =0 After Instruction CNT = 00h Z =1 DS39626B-page 286 Preliminary . 2004 Microchip Technology Inc. 0 , the

PIC18F2525/2620/4525/4620 DECFSZ Decrement f, Skip if 0 Syntax: DECFSZ f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f) 1 . desskip if result t, = 0 Status Affected: None Encoding: 0010 11da ffff ffff Description: The contents of register f are decremented. If d is 0 , the result is placed in W. If d is 1 , the result is placed back in register f (default). If the result is 0 , the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read Process Write to register f Data destination If skip: Q1 Q2 Q3 Q4 No No No No operation operation operation operation

If skip and followed by 2-word instruction: Q1 Q2 Q3 Q4 No No No No operation operation operation operation No No No No operation operation operation operation Example: HERE DECFSZ GOTO CNT, 1, 1LOOP CONTINUE Before Instruction PC = After Instruction Address (HERE) CNT If CNT = = CNT - 1 0; PC = Address (CONTINUE) If CNT . 0; PC = Address (HERE + 2) DCFSNZ Decrement f, Skip if Not 0 Syntax: DCFSNZ f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] 1 . dest, Operation: (f) skip if result . 0 Status Affected: None Encoding: 0100 11da ffff ffff Description: The contents of register f are decremented. If d is 0 , the result is placed in W. If d is 1 , the result is placed back in register f (default). If the result is not 0 , the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and

Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read Process Write to register f Data destination If skip: Q1 Q2Q3 Q4 No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2Q3 Q4 No No No No operation operation operation operation No No No No operation operation operation operation Example: HERE DCFSNZ TEMP, 1, 0 ZERO : NZERO : Before Instruction TEMP = ? After Instruction TEMP = TEMP 1, If TEMP = 0; PC If TEMP = . Address (ZERO) 0; PC = Address (NZERO) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 287

PIC18F2525/2620/4525/4620 GOTO Unconditional Branch Syntax: Operands: Operation: Status Affected: GOTO k 0 = k = 1048575 k . PC<20:1> None Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) 1110 1111 k7kkk kkkk0 1111 k19kkk kkkk kkkk8 Description: GOTOallows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value k is loaded into PC<20:1>. GOTO is always a two-cycle instruction. Words: 2 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read literal No Read literal k <7:0>, operation k <19:8>, Write to PC No No No No operation operation operation operation Example: GOTO THERE After Instruction PC = Address (THERE) INCF Increment f Syntax: INCF f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f) + 1 . dest Status Affected: C, DC, N, OV, Z Encoding:

0010 10da ffff ffff Description: The contents of register f are incremented. If d is 0 , the result is placed in W. If d is 1 , the result is placed back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: INCF CNT, 1, 0 Before Instruction CNT = FFh Z =0 C =? DC =? After Instruction CNT = 00h Z =1 C =1 DC =1 DS39626B-page 288 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 INCFSZ Increment f, Skip if 0 Syntax: INCFSZ f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f) + 1 . dest, skip if result = 0 Status Affected: None Encoding: 0011 11da ffff ffff Description: The contents of register f are incremented. If d is 0 , the result is placed in W. If d is 1 , the result is placed back in register f (default). If the result is 0 , the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read Process Write to register f Data destination If skip: Q1 Q2Q3 Q4 No No No No operation operation operation operation If skip and followed by 2-word instruction:

Q1 Q2Q3 Q4 No No No No operation operation operation operation No No No No operation operation operation operation Example: HERE INCFSZ CNT, 1, 0 NZERO : ZERO : Before Instruction PC = Address (HERE) After Instruction CNT = CNT + 1 If CNT = 0; PC = Address (ZERO) If CNT . 0; PC = Address (NZERO) INFSNZ Increment f, Skip if Not 0 Syntax: INFSNZ f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f) + 1 . dest, skip if result . 0 Status Affected: None Encoding: 0100 10da ffff ffff Description: The contents of register f are incremented. If d is 0 , the result is placed in W. If d is 1 , the result is placed back in register f (default). If the result is not 0 , the next instruction, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed

by a 2-word instruction. Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read Process Write to register f Data destination If skip: Q1 Q2Q3 Q4 No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2Q3 Q4 No No No No operation operation operation operation No No No No operation operation operation operation Example: HERE INFSNZ REG, 1, 0 ZERO NZERO Before Instruction PC = Address (HERE) After Instruction REG = REG + 1 If REG . 0; PC = Address (NZERO) If REG = 0; PC = Address (ZERO) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 289

PIC18F2525/2620/4525/4620 IORLW Inclusive OR Literal with W Syntax: IORLW k Operands: 0 = k = 255 Operation: (W) .OR. k . W Status Affected: N, Z Encoding: 0000 1001 kkkk kkkk Description: The contents of W are ORed with the eight-bit literal k . The result is placed in W. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to W literal k Data Example: IORLW 35h Before Instruction W = 9Ah After Instruction W = BFh IORWF Inclusive OR W with f Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 IORWF f {,d {,a}} 0 = f = 255 d . [0,1] a . [0,1] (W) .OR. (f) . dest N, Z 0001 00da ffff ffff Inclusive OR W with register f . If d is 0 , the result is placed in W. If d is 1 , the result is placed back in register f (default).

If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1 Q2Q3 Q4 Decode Read Process Write to register f Data destination Example: IORWF RESULT, 0, 1 Before Instruction RESULT = 13h W = 91h After Instruction RESULT = 13h W = 93h DS39626B-page 290 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 LFSR Load FSR Syntax: LFSR f, k Operands: 0 = f = 2 0 = k = 4095 Operation: k . FSRf Status Affected: None Encoding: 1110 1110 00ff k11kkk 1111 0000 k7kkk kkkk Description: The 12-bit literal k is loaded into the File Select Register pointed to by f . Words: 2 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read literal Process Write k MSB Data literal k MSB to FSRfH Decode Read literal Process Write literal k LSB Data k to FSRfL Example: LFSR 2, 3ABh After Instruction FSR2H = 03h FSR2L = ABh MOVF Move f Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 MOVF f {,d {,a}} 0 = f = 255 d . [0,1] a . [0,1] f . dest N, Z

0101 00da ffff ffff The contents of register f are moved to a destination dependent upon the status of d . If d is 0 , the result is placed in W. If d is 1 , the result is placed back in register f (default). Location f can be anywhere in the 256-byte bank. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1 Q2Q3 Q4 Decode Read Process Write W register f Data Example: MOVF REG, 0, 0 Before Instruction REG = 22h W = FFh After Instruction REG = 22h W = 22h . 2004 Microchip Technology Inc. Preliminary DS39626B-page 291

PIC18F2525/2620/4525/4620 MOVFF Move f to f Syntax: MOVFF fs,fd Operands: 0 = fs = 4095 0 = fd = 4095 Operation: (fs) . fd Status Affected: None Encoding: 1st word (source) 2nd word (destin.) 1100 ffff ffff ffffs 1111 ffff ffff ffffd Description: The contents of source register moved to destination register fd . Location of source fs can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination fd can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFFis particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. Words: 2 Cycles: 2 (3) Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process No register f Data operation (src) Decode No No Write operation No dummy read operation register f (dest) Example: MOVFF REG1, REG2 Before Instruction REG1 = 33h REG2 = 11h After Instruction REG1 = 33h REG2 = 33h fs are

MOVLB Move Literal to Low Nibble in BSR Syntax: MOVLW k Operands: 0 = k = 255 Operation: k . BSR Status Affected: None Encoding: 0000 0001 kkkk kkkk Description: The eight-bit literal k is loaded into the Bank Select Register (BSR). The value of BSR<7:4> always remains 0 , regardless of the value of k7:k4. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write literal literal k Data k to BSR Example: MOVLB 5 Before Instruction BSR Register = 02h After Instruction BSR Register = 05h DS39626B-page 292 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 MOVLW Move Literal to W Syntax: Operands: Operation: Status Affected: MOVLW k 0 = k = 255 k . W None Encoding: 0000 1110 kkkk kkkk Description: The eight-bit literal Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to W literal k Data Example: MOVLW 5Ah After Instruction W = 5Ah MOVWF Move W to f Syntax: MOVWF f {,a} Operands: 0 = f = 255 a . [0,1] Operation: (W) . f Status Affected: None Encoding: 0110 111a ffff ffff Description: Move data from W to register f . Location f can be anywhere in the 256-byte bank. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: k is loaded into W.

Q1 Q2 Q3 Q4 Decode Read Process Write register f Data register Example: MOVWF REG, 0 Before Instruction W = 4Fh REG = FFh After Instruction W = 4Fh REG = 4Fh . 2004 Microchip Technology Inc. Preliminary DS39626B-page 293 f

PIC18F2525/2620/4525/4620 MULLW Multiply Literal with W Syntax: MULLW k Operands: 0 = k = 255 Operation: (W) x k . PRODH:PRODL Status Affected: None Encoding: 0000 1101 kkkk kkkk Description: An unsigned multiplication is carried out between the contents of W and the 8-bit literal k . The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write literal k Data registers PRODH: PRODL Example: MULLW 0C4h Before Instruction W = E2h PRODH = ? PRODL = ? After Instruction W = E2h PRODH = ADh PRODL = 08h MULWF Multiply W with f Syntax: MULWF f {,a} Operands: 0 = f = 255 a . [0,1] Operation: (W) x (f) . PRODH:PRODL Status Affected: None Encoding: 0000 001a ffff ffff Description: An unsigned multiplication is carried

out between the contents of W and the register file location f . The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and f are unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write register f Data registers PRODH: PRODL Example: MULWF REG, 1 Before Instruction W = C4h REG = B5h PRODH = ? PRODL = ? After Instruction W = C4h REG = B5h PRODH = 8Ah PRODL = 94h DS39626B-page 294 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 NEGF Negate f Syntax: NEGF f {,a} Operands: 0 = f = 255 a . [0,1] Operation: ( f ) + 1 . f Status Affected: N, OV, C, DC, Z Encoding: 0110 110a ffff ffff Description: Location f is negated using two s complement. The result is placed in the data memory location f . If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write register f Data register Example: NEGF REG, 1 Before Instruction REG = 0011 1010 [3Ah] After Instruction REG = 1100 0110 [C6h] NOP No Operation Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: f

Q Cycle Activity: Q1 Example: None. NOP None No operation None 0000 0000 0000 0000 1111 xxxx xxxx xxxx No operation. 1 1 Q2 Q3 Q4 Decode No No No operation operation operation . 2004 Microchip Technology Inc. Preliminary DS39626B-page 295

PIC18F2525/2620/4525/4620 POP Pop Top of Return Stack Syntax: POP Syntax: PUSH Operands: None Operands: None Operation: (TOS) . bit bucket Operation: (PC + 2) . TOS Status Affected: None Status Affected: None Encoding: 0000 0000 0000 0110 Description: The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode No POP TOS No operation value operation Example: POP GOTO NEW Before Instruction TOS Stack (1 level down) = = 0031A2h 014332h After Instruction TOS PC = = 014332h NEW PUSH Push Top of Return Stack Encoding: 0000 0000 0000 0101 Description: The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a

software stack by modifying TOS and then pushing it onto the return stack. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode PUSH No No PC + 2 onto operation operation return stack Example: PUSH Before Instruction TOS = 345Ah PC = 0124h After Instruction PC = 0126h TOS = 0126h Stack (1 level down) = 345Ah DS39626B-page 296 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 RCALL Relative Call Syntax: Operands: Operation: RCALL n -1024 = n = 1023 (PC) + 2 . TOS, (PC) + 2 + 2n . PC Status Affected: None Encoding: 1101 1nnn nnnn nnnn Description: Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2 s complement number 2n to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction. Words: 1 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read literal n Process Data Write to PC PUSH PC to stack No No No No operation operation operation operation Example: HERE RCALL Jump Before Instruction PC = Address (HERE) After Instruction PC = Address (Jump) TOS = Address (HERE + 2) RESET Reset Syntax: Operands: Operation:

Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Example: After Instruction Registers = Flags* = RESET None Reset all registers and flags that are affected by a MCLR Reset. All 0000 0000 1111 1111 This instruction provides a way to execute a MCLR Reset in software. 1 1 Q2Q3 Q4 Decode Start No No Reset operation operation RESET Reset Value Reset Value . 2004 Microchip Technology Inc. Preliminary DS39626B-page 297

PIC18F2525/2620/4525/4620 RETFIE Return from Interrupt Syntax: RETFIE {s} Operands: s . [0,1] Operation: (TOS) . PC, 1 . GIE/GIEH or PEIE/GIEL, if s = 1 (WS) . W, (STATUSS) . Status, (BSRS) . BSR, PCLATU, PCLATH are unchanged. Status Affected: GIE/GIEH, PEIE/GIEL. Encoding: 0000 0000 0001 000s Description: Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If s = 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If s = 0, no update of these registers occurs (default). Words: 1 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode No No POP PC operation operation from stack Set GIEH or GIEL No No No No operation operation operation operation Example: RETFIE 1 After Interrupt PC = TOS W = WS BSR = BSRS Status = STATUSS GIE/GIEH, PEIE/GIEL = 1 RETLW Return Literal to W Syntax: RETLW k Operands: 0 = k = 255 Operation: k . W, (TOS) . PC, PCLATU, PCLATH are unchanged Status Affected: None Encoding:

0000 1100 kkkk kkkk Description: W is loaded with the eight-bit literal The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged. Words: 1 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process POP PC literal k Data from stack, Write to W No No No No operation operation operation operation Example: CALL TABLE ; W contains table ; offset value ; W now has ; table value : TABLE ADDWF PCL ; W = offset RETLW k0 ; Begin table RETLW k1 ; : : RETLW kn ; End of table Before Instruction W = 07h After Instruction W = value of kn DS39626B-page 298 Preliminary . 2004 Microchip Technology Inc. k .

PIC18F2525/2620/4525/4620 RETURN Return from Subroutine Syntax: RETURN {s} Operands: s . [0,1] Operation: (TOS) . PC, if s = 1 (WS) . W, (STATUSS) . Status, (BSRS) . BSR, PCLATU, PCLATH are unchanged Status Affected: None Encoding: 0000 0000 0001 001s Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If s = 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If s = 0, no update of these registers occurs (default). Words: 1 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 RLCF Rotate Left f through Carry Syntax: Operands: Operation: Status Affected: Encoding: Description: RLCF f {,d {,a}} 0 = f = 255 d . [0,1] a . [0,1] (f<n>) . dest<n + 1>, (f<7>) . C, (C) . dest<0> C, N, Z 0011 01da ffff ffff The contents of register f are rotated one bit to the left through the CARRY flag. If d is 0 , the result is placed in

W. If d is 1 , the result is stored back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Decode No Process POP PC operation Data from stack No No No No operation operation operation operation C register f Words: 1 Cycles: 1 Q Cycle Activity: Example: RETURN Q1 Q2Q3 Q4 After Instruction: PC = TOS Decode Read Process Write to register f Data destination Example: RLCF REG, 0, 0 Before Instruction REG = 1110 0110 C =0 After Instruction REG = 1110 0110 W= 1100 1100 C =1 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 299

PIC18F2525/2620/4525/4620 RLNCF Rotate Left f (No Carry) Syntax: RLNCF f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f<n>) . dest<n + 1>, (f<7>) . dest<0> Status Affected: N, Z Encoding: 0100 01da ffff ffff Description: The contents of register f are rotated one bit to the left. If d is 0 , the result is placed in W. If d is 1 , the result is stored back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. register f Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: RLNCF REG, 1, 0 Before Instruction REG = 1010 1011 After Instruction REG = 0101 0111 RRCF Rotate Right f through Carry Syntax: RRCF f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f<n>) . dest<n 1>, (f<0>) . C, (C) . dest<7> Status Affected: C, N, Z

Encoding: 0011 00da ffff ffff Description: The contents of register f are rotated one bit to the right through the CARRY flag. If d is 0 , the result is placed in W. If d is 1 , the result is placed back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. register f C Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: RRCF REG, 0, 0 Before Instruction REG = 1110 0110 C =0 After Instruction REG = 1110 0110 W= 0111 0011 C =0 DS39626B-page 300 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 RRNCF Rotate Right f (No Carry) Syntax: RRNCF f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f<n>) . dest<n 1>, (f<0>) . dest<7> Status Affected: N, Z Encoding: 0100 00da ffff ffff Description: The contents of register f are rotated one bit to the right. If d is 0 , the result is placed in W. If d is 1 , the result is placed back in register f (default). If a is 0 , the Access Bank will be selected, overriding the BSR value. If a is 1 , then the bank will be selected as per the BSR value (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. register f Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example 1: RRNCF REG, 1, 0 Before Instruction REG = 1101 0111 After Instruction REG = 1110 1011 Example 2: RRNCF REG, 0, 0 Before Instruction W =? REG = 1101 0111 After Instruction

W= 1110 1011 REG = 1101 0111 SETF Set f Syntax: SETF f {,a} Operands: 0 = f = 255 a . [0,1] Operation: FFh . f Status Affected: None Encoding: 0110 100a ffff ffff Description: The contents of the specified register are set to FFh. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write register f Data register Example: SETF REG, 1 Before Instruction REG After Instruction REG = = 5Ah FFh . 2004 Microchip Technology Inc. Preliminary DS39626B-page 301 f

PIC18F2525/2620/4525/4620 SLEEP Enter Sleep mode Syntax: SLEEP Operands: None Operation: 00h . WDT, 0 . WDT postscaler, 1 . TO, 0 . PD Status Affected: TO, PD Encoding: 0000 0000 0000 0011 Description: The Power-down status bit (PD) is cleared. The Time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into Sleep mode with the oscillator stopped. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode No Process Go to operation Data Sleep Example: SLEEP Before Instruction TO= ? PD= ? After Instruction TO= 1 PD= 0 If WDT causes wake-up, this bit is cleared. SUBFWB Subtract f from W with Borrow Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1

Example 1: Before Instruction REG = W= C= After Instruction REG = W= C= Z= N= Example 2: Before Instruction REG = W= C= After Instruction REG = W= C= Z= N= Example 3: Before Instruction REG = W= C= After Instruction REG = W= C= Z= N= SUBFWB f {,d {,a}} 0 = f = 255 d . [0,1] a . [0,1] (W) (f) (C) . dest N, OV, C, DC, Z 0101 01da ffff ffff Subtract register f and CARRY flag (borrow) from W (2 s complement method). If d is 0 , the result is stored in W. If d is 1 , the result is stored in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used

to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1 Q2Q3 Q4 Decode Read Process Write to register f Data destination SUBFWB REG, 1, 0 3 2 1 FF 2 0 0 1 ; result is negative SUBFWB REG, 0, 0 2 5 1 2 3 1 0 0 ; result is positive SUBFWB REG, 1, 0 1 2 0 0 2 1 1 ; result is zero 0

DS39626B-page 302 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 SUBLW Subtract W from Literal Syntax: Operands: Operation: Status Affected: SUBLW k 0 = k = 255 k (W) . W N, OV, C, DC, Z Encoding: 0000 1000 kkkk kkkk Description W is subtracted from the eight-bit literal k . The result is placed in W. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to W literal k Data Example 1: SUBLW 02h Before Instruction W = 01h C =? After Instruction W = 01h C = 1 ; result is positive Z =0 N =0 Example 2: SUBLW 02h Before Instruction W = 02h C =? After Instruction W = 00h C = 1 ; result is zero Z =1 N =0 Example 3: SUBLW 02h Before Instruction W = 03h C =?

After Instruction W = FFh ; (2 s complement) C = 0 ; result is negative Z =0 N =1 SUBWF Subtract W from f Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Example 1: Before Instruction REG = W= C= After Instruction REG = W= C= Z= N= Example 2: Before Instruction REG = W= C= After Instruction REG = W= C= Z= N= Example 3: Before Instruction REG = W= C= After Instruction REG = W=

C= Z= N= SUBWF f {,d {,a}} 0 = f = 255 d . [0,1] a . [0,1] (f) (W) . dest N, OV, C, DC, Z 0101 11da ffff ffff Subtract W from register f (2 s complement method). If d is 0 , the result is stored in W. If d is 1 , the result is stored back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. 1 1 Q2Q3 Q4 Decode Read Process Write to register f Data destination SUBWF REG, 1, 0 3 2 ? 1 2 1 0 0 ; result is positive SUBWF REG, 0, 0 2 2 ? 2 0 1 1 0 ; result is zero

SUBWF REG, 1, 0 1 2 ? FFh ;(2 s complement) 2 0 ; result is negative 0 1 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 303

PIC18F2525/2620/4525/4620 SUBWFB Subtract W from f with Borrow Syntax: SUBWFB f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f) (W) (C) . dest Status Affected: N, OV, C, DC, Z Encoding: 0101 10da ffff ffff Description: Subtract W and the CARRY flag (borrow) from register f (2 s complement method). If d is 0 , the result is stored in W. If d is 1 , the result is stored back in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example 1: SUBWFB REG, 1, 0 Before Instruction REG = 19h (0001 1001) W = 0Dh (0000 1101) C =1 After Instruction REG = 0Ch (0000 1011) W = 0Dh (0000 1101) C =1 Z =0 N = 0 ; result is positive Example 2: SUBWFB REG, 0, 0 Before Instruction

REG = 1Bh (0001 1011) W = 1Ah (0001 1010) C =0 After Instruction REG = 1Bh (0001 1011) W = 00h C =1 Z = 1 ; result is zero N =0 Example 3: SUBWFB REG, 1, 0 Before Instruction REG = 03h (0000 0011) W = 0Eh (0000 1101) C =1 After Instruction REG = F5h (1111 0100) ; W C Z N [2 s comp] = 0Eh (0000 1101) =0 =0 = 1 ; result is negative

SWAPF Swap f Syntax: SWAPF f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (f<3:0>) . dest<7:4>, (f<7:4>) . dest<3:0> Status Affected: None Encoding: 0011 10da ffff ffff Description: The upper and lower nibbles of register f are exchanged. If d is 0 , the result is placed in W. If d is 1 , the result is placed in register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to

register

Data destination

Example: SWAPF REG, 1, 0 Before Instruction REG = 53h After Instruction REG = 35h DS39626B-page 304 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TBLRD Table Read Syntax: TBLRD ( *; *+; *-; +*) Operands: None Operation: if TBLRD *, (Prog Mem (TBLPTR)) . TABLAT; TBLPTR No Change; if TBLRD *+, (Prog Mem (TBLPTR)) . TABLAT; (TBLPTR) + 1 . TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) . TABLAT; (TBLPTR) 1 . TBLPTR; if TBLRD +*, (TBLPTR) + 1 . TBLPTR; (Prog Mem (TBLPTR)) . TABLAT; Status Affected: None Encoding: 0000 0000 0000 10nn nn=0 * =1 *+ =2 *= 3 +* Description: This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: no change

post-increment post-decrement pre-increment Words: 1 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3Q4 TBLRD Table Read (Continued) Example 1: TBLRD *+ ; Before Instruction TABLAT = 55h TBLPTR = 00A356h MEMORY (00A356h) = 34h After Instruction TABLAT = 34h TBLPTR = 00A357h Example 2: TBLRD +* ; Before Instruction TABLAT = AAh TBLPTR = 01A357h MEMORY (01A357h) = 12h MEMORY (01A358h) = 34h After Instruction TABLAT = 34h TBLPTR = 01A358h Decode No No No operation operation operation No No operation No No operation operation (Read Program operation (Write TABLAT) Memory) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 305

PIC18F2525/2620/4525/4620 TBLWT Table Write TBLWT Table Write (Continued) Syntax: TBLWT ( *; *+; *-; +*) Operands: None Operation: if TBLWT*, (TABLAT) . Holding Register; TBLPTR No Change; if TBLWT*+, (TABLAT) . Holding Register; (TBLPTR) + 1 . TBLPTR; if TBLWT*-, (TABLAT) . Holding Register; (TBLPTR) 1 . TBLPTR; if TBLWT+*, (TBLPTR) + 1 . TBLPTR; (TABLAT) . Holding Register; Status Affected: None Encoding: 0000 0000 0000 11nn nn=0 * =1 *+ =2 *= 3 +* Description: This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 Flash Program Memory for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: no change post-increment

post-decrement pre-increment Words: 1 Cycles: 2 Q Cycle Activity: Q1 Q2Q3 Q4 Example 1: TBLWT *+; Before Instruction TABLAT = 55h TBLPTR = 00A356h HOLDING REGISTER (00A356h) = FFh After Instructions (table write completion) TABLAT = 55h TBLPTR = 00A357h HOLDING REGISTER (00A356h) = 55h Example 2: TBLWT +*; Before Instruction TABLAT = 34h TBLPTR = 01389Ah HOLDING REGISTER (01389Ah) = FFh HOLDING REGISTER (01389Bh) = FFh After Instruction (table write completion) TABLAT = 34h TBLPTR = 01389Bh HOLDING REGISTER (01389Ah) = FFh HOLDING REGISTER (01389Bh) = 34h Decode No operation No operation No operation No operation No operation (Read TABLAT) No operation No operation (Write to Holding

Register ) DS39626B-page 306 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TSTFSZ Test f, Skip if 0 Syntax: TSTFSZ f {,a} Operands: 0 = f = 255 a . [0,1] Operation: skip if f = 0 Status Affected: None Encoding: 0110 011a ffff ffff Description: If f = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction. Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read Process No register f Data operation If skip: Q1 Q2Q3 Q4 No No No No operation operation operation operation If skip and followed by 2-word instruction: Q1 Q2Q3 Q4 No No No No operation operation operation operation

No No No No operation operation operation operation Example: HERE TSTFSZ CNT, 1 NZERO : ZERO : Before Instruction PC = Address (HERE) After Instruction If CNT = 00h, PC If CNT = . Address (ZERO) 00h, PC = Address (NZERO) XORLW Exclusive OR Literal with W Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Example: Before Instruction W= After Instruction W= XORLW k 0 = k = 255 (W) .XOR. k . W N, Z 0000 1010 kkkk kkkk The contents of W are XORed with the 8-bit literal k . The result is placed in W. 1 1 Q2Q3 Q4 Decode Read Process Write to W literal k Data XORLW 0AFh

B5h 1Ah . 2004 Microchip Technology Inc. Preliminary DS39626B-page 307

PIC18F2525/2620/4525/4620 XORWF Exclusive OR W with f Syntax: XORWF f {,d {,a}} Operands: 0 = f = 255 d . [0,1] a . [0,1] Operation: (W) .XOR. (f) . dest Status Affected: N, Z Encoding: 0001 10da ffff ffff Description: Exclusive OR the contents of W with register f . If d is 0 , the result is stored in W. If d is 1 , the result is stored back in the register f (default). If a is 0 , the Access Bank is selected. If a is 1 , the BSR is used to select the GPR bank (default). If a is 0 and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f = 95 (5Fh). See Section 24.2.3 Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: XORWF REG, 1, 0 Before Instruction REG = AFh W = B5h After Instruction REG = 1Ah W = B5h DS39626B-page 308 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 24.2 Extended Instruction Set A summary of the instructions in the extended instruction In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2525/2620/4525/4620 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions. The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST configuration bit. The instructions in the extended set (with the exception of CALLW, MOVSF and MOVSS) can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution. The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include: dynamic allocation and deallocation of software stack space when entering and leaving subroutines function pointer invocation software Stack Pointer manipulation manipulation of variables located in a software stack set is provided in Table 24-3. Detailed descriptions are provided in Section 24.2.2 Extended Instruction Set . The opcode field descriptions in Table 24-1 (page 268) apply to both the standard and extended PIC18 instruction sets. Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may

be reviewing code that has been generated by a compiler. 24.2.1 EXTENDED INSTRUCTION SYNTAX Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ( [ ] ). This is done to indicate that the argument is used as an index or offset. The MPASM Assembler will flag an error if it determines that an index or offset value is not bracketed. When the extended instruction set is enabled, brackets are also used to indicate index arguments in byteoriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 24.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands . Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ( { } ). TABLE 24-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET Mnemonic, Description Cycles 16-Bit Instruction Word Status Affected Operands MSb LSb ADDFSR ADDULNK CALLW MOVSF MOVSS PUSHL SUBFSR SUBULNK f, k k zs, fd zs, zd k f, k k Add literal to FSR Add literal to FSR2 and return Call subroutine using WREG Move zs (source) to 1st word fd (destination)2nd word Move zs (source) to 1st word zd (destination)2nd word Store literal at FSR2, decrement FSR2 Subtract literal from FSR

Subtract literal from FSR2 and return 1 2 2 2 2 1 1 2 1110 1110 0000 1110 1111 1110 1111 1110 1110 1110 1000 1000 0000 1011 ffff 1011 xxxx 1010 1001 1001 ffkk 11kk 0001 0zzz ffff 1zzz xzzz kkkk ffkk 11kk kkkk kkkk 0100 zzzz ffff zzzz zzzz kkkk kkkk kkkk None None None None None None None None . 2004 Microchip Technology Inc. Preliminary

DS39626B-page 309

PIC18F2525/2620/4525/4620 24.2.2 EXTENDED INSTRUCTION SET ADDFSR Add Literal to FSR Syntax: Operands: Operation: Status Affected: ADDFSR f, k 0 = k = 63 f . [ 0, 1, 2 ] FSR(f) + k . FSR(f) None Encoding: 1110 1000 ffkk kkkk Description: The 6-bit literal k is added to the contents of the FSR specified by f . Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to literal k Data FSR Example: ADDFSR 2, 23h Before Instruction FSR2 = 03FFh After Instruction FSR2 = 0422h ADDULNK Add Literal to FSR2 and Return Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 ADDULNK k 0 = k = 63 FSR2 + k . FSR2, (TOS) . PC None 1110 1000 11kk kkkk

The 6-bit literal k is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary 11 ); it operates only on FSR2. 1 2 Q2 Q3 Q4 Decode Read Process Write to literal k Data FSR No No No No Operation Operation Operation Operation Example: ADDULNK 23h Before Instruction FSR2 = 03FFh PC = 0100h After Instruction FSR2 = 0422h PC = (TOS) Note: All PIC18 instructions may take an optional label argument preceding the i nstruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {l abel} instruction argument(s). DS39626B-page 310 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 CALLW Subroutine Call Using WREG Syntax: CALLW Operands: None Operation: (PC + 2) . TOS, (W) . PCL, (PCLATH) . PCH, (PCLATU) . PCU Status Affected: None Encoding: 0000 0000 0001 0100 Description First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to update W, Status or BSR. Words: 1 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read PUSH PC to No WREG stack operation No No No No operation operation operation operation Example: HERE CALLW Before Instruction PC = address (HERE) PCLATH = 10h PCLATU = 00h W = 06h After Instruction PC = 001006h TOS = address (HERE + 2) PCLATH = 10h PCLATU = 00h W = 06h MOVSF Move Indexed to f Syntax: Operands: Operation: MOVSF [zs], fd 0 = zs = 127 0 = fd = 4095 ((FSR2) + zs) . fd

Status Affected: None Encoding: 1st word (source) 2nd word (destin.) 1110 1011 0zzz zzzzs 1111 ffff ffff ffffd Description: The contents of the source register are moved to destination register fd . The actual address of the source register is determined by adding the 7-bit literal offset zs in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal fd in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh). The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h. Words: 2 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Determine Determine Read source addr source addr source reg Decode No No Write operation No dummy read operation register f (dest) Example: MOVSF [05h], REG2 Before Instruction FSR2 = 80h Contents of 85h = 33h REG2 = 11h After Instruction FSR2 = 80h Contents of 85h = 33h REG2 = 33h . 2004 Microchip Technology Inc. Preliminary DS39626B-page 311

PIC18F2525/2620/4525/4620 MOVSS Move Indexed to Indexed Syntax: MOVSS [zs], [zd] Operands: 0 = zs = 127 0 = zd = 127 Operation: ((FSR2) + zs) . ((FSR2) + zd) Status Affected: None Encoding: 1st word (source) 2nd word (dest.) 1110 1011 1zzz zzzzs 1111 xxxx xzzz zzzzd Description The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets zs or zd , respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the instruction will execute as a NOP. Words: 2 Cycles: 2 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Determine Determine Read source addr source addr source reg Decode Determine Determine Write dest addr dest addr to dest reg Example: MOVSS [05h], [06h] Before Instruction FSR2 = 80h Contents of 85h = 33h Contents of 86h = 11h After Instruction FSR2 = 80h Contents of 85h = 33h

Contents of 86h = 33h PUSHL Store Literal at FSR2, Decrement FSR2 Syntax: PUSHL k Operands: 0 = k = 255 Operation: k . (FSR2), FSR2 1 . FSR2 Status Affected: None Encoding: 1111 1010 kkkk kkkk Description: The 8-bit literal k is written to the data memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values onto a software stack. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read k Process Write to data destination Example: PUSHL 08h Before Instruction FSR2H:FSR2L Memory (01ECh) = = 01ECh 00h After Instruction FSR2H:FSR2L Memory (01ECh) = = 01EBh 08h DS39626B-page 312 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 SUBFSR Subtract Literal from FSR Syntax: SUBFSR f, k Syntax: SUBULNK k Operands: 0 = k = 63 Operands: 0 = k = 63 f . [ 0, 1, 2 ] Operation: FSR2 k . FSR2 Operation: FSR(f k) . FSR(f) (TOS) . PC Status Affected: None Status Affected: None Encoding: 1110 1001 ffkk kkkk Description: The 6-bit literal k is subtracted from the contents of the FSR specified by f . Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: SUBFSR 2, 23h Before Instruction FSR2 = 03FFh After Instruction FSR2 = 03DCh SUBULNK Subtract Literal from FSR2 and Return Encoding: 1110 1001 11kk kkkk Description: The 6-bit literal k is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the SUBFSR instruction, where f = 3 (binary 11 ); it operates only on FSR2. Words: 1 Cycles: 2 Q Cycle Activity: Q1 Q2Q3 Q4 Decode Read Process Write to register f Data destination

No No No No Operation Operation Operation Operation Example: SUBULNK 23h Before Instruction FSR2 = 03FFh PC = 0100h After Instruction FSR2 = 03DCh PC = (TOS) . 2004 Microchip Technology Inc. Preliminary DS39626B-page 313

PIC18F2525/2620/4525/4620 24.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE Note: Enabling the PIC18 instruction set extension may cause legacy applications to behave erratically or fail entirely. In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (Section 5.5.1 Indexed Addressing with Literal Offset ). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted. When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ( a = 0) or in a GPR bank designated by the BSR ( a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions may behave differently when the extended instruction set is enabled. When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 24.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands ). Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing mode. Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

24.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands When the extended instruction set is enabled, the file register argument, f , in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, k . As already noted, this occurs only when f is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ( [ ] ). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler. If the index argument is properly bracketed for Indexed Literal Offset Addressing mode, the Access RAM argument is never specified; it will automatically be assumed to be 0 . This is in contrast to standard operation (extended instruction set disabled) when a is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler. The destination argument, d , functions as before. In the latest versions of the MPASM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, /y, or the PE directive in the source listing. 24.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set. Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses. When porting an application to the PIC18F2525/2620/ 4525/4620, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction

set. DS39626B-page 314 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 ADD W to Indexed ADDWF (Indexed Literal Offset mode) Syntax: ADDWF [k] {,d} Operands: 0 = k = 95 d . [0,1] Operation: (W) + ((FSR2) + k) . dest Status Affected: N, OV, C, DC, Z Encoding: 0010 01d0 kkkk kkkk Description: The contents of W are added to the contents of the register indicated by FSR2, offset by the value k . If d is 0 , the result is stored in W. If d is 1 , the result is stored back in register f (default). Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read k Process Write to Data destination Example: ADDWF [OFST], 0 Before Instruction W = 17h OFST = 2Ch FSR2 = 0A00h Contents of 0A2Ch = 20h After Instruction W = 37h Contents of 0A2Ch = 20h Bit Set Indexed BSF (Indexed Literal Offset mode) Syntax: BSF [k], b

Operands: 0 = f = 95 0 = b = 7 Operation: 1 . ((FSR2) + k)<b> Status Affected: None Encoding: 1000 bbb0 kkkk kkkk Description: Bit b of the register indicated by FSR2, offset by the value k , is set. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register f Data destination Example: BSF [FLAG_OFST], 7 Before Instruction FLAG_OFST = 0Ah FSR2 = 0A00h Contents of 0A0Ah = 55h After Instruction Contents of 0A0Ah = D5h SETF Set Indexed (Indexed Literal Offset mode) Syntax: SETF [k] Operands: 0 = k = 95 Operation: FFh . ((FSR2) + k) Status Affected: None Encoding: 0110 1000 kkkk kkkk Description: The contents of the register indicated by FSR2, offset by k , are set to FFh. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read k Process Write Data register Example: SETF [OFST] Before Instruction OFST = 2Ch FSR2 = 0A00h Contents of 0A2Ch = 00h After Instruction Contents

of 0A2Ch = FFh . 2004 Microchip Technology Inc. Preliminary DS39626B-page 315

PIC18F2525/2620/4525/4620 24.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB IDE TOOLS The latest versions of Microchip s software tools have been designed to fully support the extended instruction set of the PIC18F2525/2620/4525/4620 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE). When selecting a target device for software development, MPLAB IDE will automatically set default configuration bits for that device. The default setting for the XINST configuration bit is 0 , disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming. To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways: A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project A command line option A directive in the source code These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information. DS39626B-page 316 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 25.0 DEVELOPMENT SUPPORT The PICmicro microcontrollers are supported with a full range of hardware and software development tools: Integrated Development Environment -MPLAB IDE Software Assemblers/Compilers/Linkers -MPASMTM Assembler -MPLAB C17 and MPLAB C18 C Compilers -MPLINKTM Object Linker/ MPLIBTM Object Librarian -MPLAB C30 C Compiler -MPLAB ASM30 Assembler/Linker/Library

Simulators -MPLAB SIM Software Simulator -MPLAB dsPIC30 Software Simulator Emulators -MPLAB ICE 2000 In-Circuit Emulator -MPLAB ICE 4000 In-Circuit Emulator In-Circuit Debugger -MPLAB ICD 2 Device Programmers -PRO MATE II Universal Device Programmer -PICSTART Plus Development Programmer -MPLAB PM3 Device Programmer Low-Cost Demonstration Boards -PICDEMTM 1 Demonstration Board -PICDEM.netTM Demonstration Board -PICDEM 2 Plus Demonstration Board -PICDEM 3 Demonstration Board -PICDEM 4 Demonstration Board -PICDEM 17 Demonstration Board -PICDEM 18R Demonstration Board -PICDEM LIN Demonstration Board -PICDEM USB Demonstration Board Evaluation Kits -KEELOQ Evaluation and Programming Tools -PICDEM MSC -microID Developer Kits -CAN -PowerSmart Developer Kits -Analog 25.1 MPLAB Integrated Development Environment Software The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller

market. The MPLAB IDE is a Windows based application that contains: An interface to debugging tools -simulator -programmer (sold separately) -emulator (sold separately) -in-circuit debugger (sold separately) A full-featured editor with color coded context A multiple project manager Customizable data windows with direct edit of contents High-level source code debugging Mouse over variable inspection Extensive on-line help The MPLAB IDE allows you to: Edit your source files (either assembly or C) One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information) Debug using: -source files (assembly or C) -mixed assembly and C -machine code MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power. 25.2 MPASM Assembler The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging. The MPASM assembler features include: Integration into MPLAB IDE projects User defined macros to streamline assembly code Conditional assembly for multi-purpose source files Directives that allow complete control over the assembly process . 2004 Microchip Technology Inc. Preliminary DS39626B-page 317

PIC18F2525/2620/4525/4620 25.3 MPLAB C17 and MPLAB C18 C Compilers The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip s PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers. For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger. 25.4 MPLINK Object Linker/ MPLIB Object Librarian The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script. The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The object linker/library features include: Efficient linking of single libraries instead of many smaller files Enhanced code maintainability by grouping related modules together Flexible creation of libraries with easy module listing, replacement, deletion and extraction 25.5 MPLAB C30 C Compiler The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator. MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic

information for high-level source debugging with the MPLAB IDE. 25.6 MPLAB ASM30 Assembler, Linker and Librarian MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it s object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include: Support for the entire dsPIC30F instruction set Support for fixed-point and floating-point data Command line interface Rich directive set Flexible macro language MPLAB IDE compatibility 25.7 MPLAB SIM Software Simulator The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode. The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool. 25.8 MPLAB SIM30 Software Simulator The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins. The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines. DS39626B-page 318 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 25.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment. The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers. The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application. 25.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment. The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time. The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a

simple, unified application. 25.11 MPLAB ICD 2 In-Circuit Debugger Microchip s In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip s In-Circuit Serial ProgrammingTM (ICSPTM) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices. 25.12 PRO MATE II Universal Device Programmer The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. 25.13 MPLAB PM3 Device Programmer The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In StandAlone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 319

PIC18F2525/2620/4525/4620 25.14 PICSTART Plus Development 25.17 PICDEM 2 Plus Programmer Demonstration Board The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant. 25.15 PICDEM 1 PICmicro Demonstration Board The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs. 25.16 PICDEM.net Internet/Ethernet Demonstration Board The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM TCP/IP Lean, Web Servers for Embedded Systems, by Jeremy Bentham The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can

be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers. 25.18 PICDEM 3 PIC16C92X Demonstration Board The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs. 25.19 PICDEM 4 8/14/18-Pin Demonstration Board The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User s Guide. DS39626B-page 320 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 25.20 PICDEM 17 Demonstration Board The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion. 25.21 PICDEM 18R PIC18C601/801 Demonstration Board The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801. 25.22 PICDEM LIN PIC16C43X Demonstration Board The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three microcontrollers are programmed with firmware to provide LIN bus communication. 25.23 PICkitTM 1 Flash Starter Kit A complete development system in a box , the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User s Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB IDE (Integrated Development Environment) software, software and hardware Tips 'n Tricks for 8-pin Flash PIC Microcontrollers Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices. 25.24

PICDEM USB PIC16C7X5 Demonstration Board The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products. 25.25 Evaluation and Programming Tools In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products. KEELOQ evaluation and programming tools for Microchip s HCS Secure Data Products CAN developers kit for automotive network applications Analog design boards and filter design software PowerSmart battery charging evaluation/ calibration kits IrDA development kit microID development and rfLabTM development software SEEVAL designer kit for memory evaluation and endurance calculations PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 321

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 322 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 26.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings( ) Ambient temperature under bias.................................................. ...........................................................-40C to +125C Storage temperature ............................................................ .................................................................. -65C to +150C Voltage on any pin with respect to VSS (except VDD and MCLR) ................... ................................ -0.3V to (VDD + 0.3V) Voltage on VDD with respect to VSS ............................................. ............................................................ -0.3V to +7.5V Voltage on MCLR with respect to VSS (Note 2) ................................... ...................................................... 0V to +13.25V Total power dissipation (Note 1) ............................................... ................................................................................ 1.0W Maximum current out of VSS pin ................................................. ..........................................................................300 mA Maximum current into VDD pin.................................................... .........................................................................250 mA Input clamp current, IIK (VI < 0 or VI > VDD)................................... ................................................................................ ... 20 mA Output clamp current, IOK (VO < 0 or VO > VDD) ................................. ............................................................................. 20 mA Maximum output current sunk by any I/O pin...................................... ....................................................................25 mA Maximum output current sourced by any I/O pin .................................. ..................................................................25 mA Maximum current sunk by all ports .............................................. .........................................................................200 mA Maximum current sourced by all ports............................................ ......................................................................200 mA Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD S IOH} + S {(VDD VOH) x IOH} + S(VOL x IOL) 2: Voltage spikes below VSS at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100O should be used when applying a low le vel to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to VSS. NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause perma nent damage to the device. This is a stress rating only and functional operation of the device at t hose or any other conditions above those indicated in the operation listings of this specification is not implied. Exposu re to maximum rating conditions for extended periods may affect device reliability.

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 323

PIC18F2525/2620/4525/4620 FIGURE 26-1: PIC18F2525/2620/4525/4620 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL) Frequency Voltage 6.0V 5.5V 4.5V 4.0V 2.0V 40 MHz 5.0V 3.5V 3.0V 2.5V PIC18F2X2X/4X2X 4.2V FIGURE 26-2: PIC18F2220/2320/4220/4320 VOLTAGE-FREQUENCY GRAPH (EXTENDED) Frequency Voltage 6.0V 5.5V 4.5V 4.0V 2.0V 25 MHz 5.0V 3.5V 3.0V 2.5V PIC18F2X2X/4X2X 4.2V DS39626B-page 324 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 26-3: PIC18LF2525/2620/4525/4620 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL) Frequency Voltage 6.0V 5.5V 4.5V 4.0V 2.0V 40 MHz 5.0V 3.5V 3.0V 2.5V PIC18LF2X2X/4X2X FMAX = (16.36 MHz/V) (VDDAPPMIN 2.0V) + 4 MHz Note: VDDAPPMIN is the minimum voltage of the PICmicro device in the application. 4 MHz 4.2V . 2004 Microchip Technology Inc. Preliminary DS39626B-page 325

PIC18F2525/2620/4525/4620 26.1 DC Characteristics: Supply Voltage PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended Param No. Symbol Characteristic Min Typ Max Units Conditions D001 VDD Supply Voltage PIC18LFX525/X620 2.0 5.5 V HS, XT, RC and LP Oscillator mode PIC18F2525/2620/4525/ 4620 4.2 5.5 V D002 VDR RAM Data Retention Voltage(1) 1.5 V D003 VPOR VDD Start Voltage to ensure internal Power-on Reset signal 0.7 V See section on Power-on Reset for details D004 SVDD VDD Rise Rate to ensure internal Power-on Reset signal 0.05 V/ms See section on Power-on Reset for details D005 D005 VBOR Brown-out Reset Voltage PIC18LFX525/X620 BORV1:BORV0 = 11 2.00 2.05 2.16 V BORV1:BORV0 = 10 2.65 2.79 2.93 V All devices BORV1:BORV0 = 01 4.11 4.33 4.55 V BORV1:BORV0 = 00 4.36 4.59 4.82 V Legend: Shading of rows is to assist in readability of the table. Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data. DS39626B-page 326 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended ParamNo. Device Typ Max Units Conditions Power-down Current (IPD)(1) PIC18LFX525/X620 100 950 nA -40C VDD = 2.0V, (Sleep mode) 0.1 1.0 A +25C 0.2 5 A +85C PIC18LFX525/X620 0.1 1.4 A -40C VDD = 3.0V, (Sleep mode) 0.1 2 A +25C 0.3 8 A +85C All devices 0.1 1.9 A -40C VDD = 5.0V, (Sleep mode) 0.1 2.0 A +25C 0.4 15 A +85C Extended devices only 10 120 A +125C Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Pow er-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.). 2: The supply current is mainly a function of operating voltage, frequency and mode . Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified. 3: Low-power Timer1 oscillator selected. 4:

BOR and HLVD enable internal band gap reference. With both modules enabled, curr ent consumption will be less than the sum of both specifications. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 327

PIC18F2525/2620/4525/4620 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended ParamNo. Device Typ Max Units Conditions Supply Current (IDD)(2) PIC18LFX525/X620 15 32 A -40C VDD = 2.0V FOSC = 31 kHz (RC_RUN mode, INTRC source) 15 30 A +25C 15 29 A +85C PIC18LFX525/X620 40 63 A -40C VDD = 3.0V 35 60 A +25C 30 57 A +85C All devices 105 168 A -40C VDD = 5.0V 90 160 A +25C 80 152 A +85C Extended devices only 80 250 A +125C PIC18LFX525/X620 0.32 1 mA -40C VDD = 2.0V FOSC = 1 MHz (RC_RUN mode, INTOSC source) 0.33 1 mA +25C 0.33 1 mA +85C PIC18LFX525/X620 0.6 1.3 mA -40C VDD = 3.0V 0.55 1.2 mA +25C 0.6 1.1 mA +85C All devices 1.1 2.3 mA -40C VDD = 5.0V 1.1 2.2 mA +25C 1.0 2.1 mA +85C Extended devices only 1 3.3 mA +125C Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Pow er-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode . Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified. 3: Low-power Timer1 oscillator selected. 4: BOR and HLVD enable internal band gap reference. With both modules enabled, curr ent consumption will be less than the sum of both specifications. DS39626B-page 328 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended ParamNo. Device Typ Max Units Conditions Supply Current (IDD)(2) PIC18LFX525/X620 0.8 2.1 A -40C VDD = 2.0V FOSC = 4 MHz (RC_RUN mode, INTOSC source) 0.8 2.0 A +25C 0.8 1.9 A +85C PIC18LFX525/X620 1.3 3.0 mA -40C VDD = 3.0V 1.3 3.0 mA +25C 1.3 3.0 mA +85C All devices 2.5 5.3 mA -40C VDD = 5.0V 2.5 5.0 mA +25C 2.5 4.8 mA +85C Extended devices only 2.5 10 mA +125C PIC18LFX525/X620 2.9 8 A -40C VDD = 2.0V FOSC = 31 kHz (RC_IDLE mode, INTRC source) 3.1 8 A +25C 3.6 11 A +85C PIC18LFX525/X620 4.5 11 A -40C VDD = 3.0V 4.8 11 A +25C 5.8 15 A +85C All devices 9.2 16 A -40C VDD = 5.0V 9.8 16 A +25C 11.4 36 A +85C Extended devices only 21 180 A +125C Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Pow er-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode . Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified. 3: Low-power Timer1 oscillator selected. 4: BOR and HLVD enable internal band gap reference. With both modules enabled, curr ent consumption will be less than the sum of both specifications. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 329

PIC18F2525/2620/4525/4620 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended ParamNo. Device Typ Max Units Conditions Supply Current (IDD)(2) PIC18LFX525/X620 165 350 A -40C VDD = 2.0V FOSC = 1 MHz (RC_IDLE mode, INTOSC source) 175 350 A +25C 190 350 A +85C PIC18LFX525/X620 250 500 A -40C VDD = 3.0V 270 500 A +25C 290 500 A +85C All devices 500 1 mA -40C VDD = 5.0V 520 1 mA +25C 550 1 mA +85C Extended devices only 0.6 2.9 mA +125C PIC18LFX525/X620 340 500 A -40C VDD = 2.0V FOSC = 4 MHz (RC_IDLE mode, INTOSC source) 350 500 A +25C 360 500 A +85C PIC18LFX525/X620 520 900 A -40C VDD = 3.0V 540 900 A +25C 580 900 A +85C All devices 1.0 1.6 mA -40C VDD = 5.0V 1.1 1.5 mA +25C 1.1 1.4 mA +85C Extended devices only 1.1 5.0 mA +125C Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Pow er-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode . Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified. 3: Low-power Timer1 oscillator selected. 4: BOR and HLVD enable internal band gap reference. With both modules enabled, curr ent consumption will be less than the sum of both specifications. DS39626B-page 330 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended ParamNo. Device Typ Max Units Conditions Supply Current (IDD)(2) PIC18LFX525/X620 250 500 A -40C VDD = 2.0V FOSC = 1 MHZ (PRI_RUN, EC oscillator) 260 500 A +25C 250 500 A +85C PIC18LFX525/X620 550 650 A -40C VDD = 3.0V 480 650 A +25C 460 650 A +85C All devices 1.2 1.6 mA -40C VDD = 5.0V 1.1 1.5 mA +25C 1.0 1.4 mA +85C Extended devices only 1.0 3.5 mA +125C PIC18LFX525/X620 0.72 2.0 mA -40C VDD = 2.0V FOSC = 4 MHz (PRI_RUN, EC oscillator) 0.74 2.0 mA +25C 0.74 2.0 mA +85C PIC18LFX525/X620 1.3 3.0 mA -40C VDD = 3.0V 1.3 3.0 mA +25C 1.3 3.0 mA +85C All devices 2.7 6.0 mA -40C VDD = 5.0V 2.6 6.0 mA +25C 2.5 6.0 mA +85C Extended devices only 2.6 7.0 mA +125C Extended devices only 8.4 21 mA +125C VDD = 4.2V FOSC = 25 MHz (PRI_RUN, EC oscillator) 11 28 mA +125C VDD = 5.0V All devices 15 35 mA -40C VDD = 4.2V FOSC = 40 MHZ (PRI_RUN, EC oscillator) 16 35 mA +25C 16 35 mA +85C

All devices 21 40 mA -40C VDD = 5.0V 21 40 mA +25C 21 40 mA +85C Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Pow er-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.). 2: The supply current is mainly a function of operating voltage, frequency and mode . Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified. 3: Low-power Timer1 oscillator selected. 4: BOR and HLVD enable internal band gap reference. With both modules enabled, curr ent consumption will be less than the sum of both specifications. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 331

PIC18F2525/2620/4525/4620 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended ParamNo. Device Typ Max Units Conditions Supply Current (IDD)(2) All devices 7.5 16 mA -40C VDD = 4.2V FOSC = 4 MHZ. 16 MHz internal (PRI_RUN HS+PLL) 7.4 15 mA +25C 7.3 14 mA +85C Extended devices only 8.0 25 mA +125C All devices 10 21 mA -40C VDD = 5.0V FOSC = 4 MHZ, 16 MHz internal (PRI_RUN HS+PLL) 10 20 mA +25C 9.7 19 mA +85C Extended devices only 10 35 mA +125C All devices 17 35 mA -40C VDD = 4.2V FOSC = 10 MHZ, 40 MHz internal (PRI_RUN HS+PLL) 17 35 mA +25C 17 35 mA +85C All devices 23 40 mA -40C VDD = 5.0V FOSC = 10 MHZ, 40 MHz internal (PRI_RUN HS+PLL) 23 40 mA +25C 23 40 mA +85C Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Pow er-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode . Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified. 3: Low-power Timer1 oscillator selected. 4: BOR and HLVD enable internal band gap reference. With both modules enabled, curr ent consumption will be less than the sum of both specifications. DS39626B-page 332 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended ParamNo. Device Typ Max Units Conditions Supply Current (IDD)(2) PIC18LFX525/X620 65 130 A -40C VDD = 2.0V FOSC = 1 MHz (PRI_IDLE mode, EC oscillator) 65 120 A +25C 70 115 A +85C PIC18LFX525/X620 120 270 A -40C VDD = 3.0V 120 250 A +25C 130 240 A +85C All devices 300 480 A -40C VDD = 5.0V 240 450 A +25C 300 430 A +85C Extended devices only 320 900 A +125C PIC18LFX525/X620 260 475 A -40C VDD = 2.0V FOSC = 4 MHz (PRI_IDLE mode, EC oscillator) 255 450 A +25C 270 430 A +85C PIC18LFX525/X620 420 900 A -40C VDD = 3.0V 430 850 A +25C 450 810 A +85C All devices 0.9 1.5 mA -40C VDD = 5.0V 0.9 1.4 mA +25C 0.9 1.3 mA +85C Extended devices only 1 1.2 mA +125C Extended devices only 2.8 7.0 mA +125C VDD = 4.2V FOSC = 25 MHz (PRI_IDLE mode, EC oscillator) 4.3 11 mA +125C VDD = 5.0V All devices 6.0 16 mA -40C VDD = 4.2V FOSC = 40 MHz (PRI_IDLE mode, EC oscillator) 6.2 16 mA +25C 6.6 16 mA +85C

All devices 8.1 18 mA -40C VDD = 5.0V 9.1 18 mA +25C 8.3 18 mA +85C Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Pow er-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.). 2: The supply current is mainly a function of operating voltage, frequency and mode . Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified. 3: Low-power Timer1 oscillator selected. 4: BOR and HLVD enable internal band gap reference. With both modules enabled, curr ent consumption will be less than the sum of both specifications. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 333

PIC18F2525/2620/4525/4620 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended ParamNo. Device Typ Max Units Conditions Supply Current (IDD)(2) PIC18LFX525/X620 14 40 A -40C VDD = 2.0V FOSC = 32 kHz(4) (SEC_RUN mode, Timer1 as clock) 15 40 A +25C 16 40 A +85C PIC18LFX525/X620 40 74 A -40C VDD = 3.0V 35 70 A +25C 31 67 A +85C All devices 99 150 A -40C VDD = 5.0V 81 150 A +25C 75 150 A +85C PIC18LFX525/X620 2.5 12 A -40C VDD = 2.0V FOSC = 32 kHz(4) (SEC_IDLE mode, Timer1 as clock) 3.7 12 A +25C 4.5 12 A +85C PIC18LFX525/X620 5.0 15 A -40C VDD = 3.0V 5.4 15 A +25C 6.3 15 A +85C All devices 8.5 25 A -40C VDD = 5.0V 9.0 25 A +25C 10.5 36 A +85C Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Pow er-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.). 2: The supply current is mainly a function of operating voltage, frequency and mode . Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution

pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified. 3: Low-power Timer1 oscillator selected. 4: BOR and HLVD enable internal band gap reference. With both modules enabled, curr ent consumption will be less than the sum of both specifications. DS39626B-page 334 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 26.2 DC Characteristics: Power-Down and Supply Current PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial, Extended) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial -40C = TA = +125C for extended ParamNo. Device Typ Max Units Conditions D022 (.IWDT) Module Differential Currents (.IWDT, .IBOR, .ILVD, .IOSCB, .IAD) Watchdog Timer 1.3 3.8 A -40C VDD = 2.0V 1.4 3.8 A +25C 2.0 3.8 A +85C 1.9 4.6 A -40C VDD = 3.0V 2.0 4.6 A +25C 2.8 4.6 A +85C 4.0 10 A -40C VDD = 5.0V 5.5 10 A +25C 5.6 10 A +85C 13 13 A +125C D022A (.IBOR) Brown-out Reset(4) 35 40 A -40C to +85C VDD = 3.0V 40 45 A -40C to +85C VDD = 5.0V 55 45 A -40C to +125C 0 2 A -40C to +85C Sleep mode, BOREN1:BOREN0 = 10 0 5 A -40C to +125C D022B (.ILVD) High/Low-Voltage Detect(4) 22 38 A -40C to +85C VDD = 2.0V 25 40 A -40C to +85C VDD = 3.0V 29 45 A -40C to +85C VDD = 5.0V 30 45 A -40C to +125C D025 (.IOSCB) Timer1 Oscillator 2.1 4.5 A -40C VDD = 2.0V 32 kHz on Timer1(3) 1.8 4.5 A +25C 2.1 4.5 A +85C 2.2 6.0 A -40C VDD = 3.0V 32 kHz on Timer1(3) 2.6 6.0 A +25C 2.9 6.0 A +85C 3.0 8.0 A -40C VDD = 5.0V 32 kHz on Timer1(3) 3.2 8.0 A +25C 3.4 8.0 A +85C

D026 (.IAD) A/D Converter 1.0 2.0 A -40C to +85C VDD = 2.0V A/D on, not converting 1.0 2.0 A -40C to +85C VDD = 3.0V 1.0 2.0 A -40C to +85C VDD = 5.0V 2.0 8.0 A -40C to +125C Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Pow er-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.). 2: The supply current is mainly a function of operating voltage, frequency and mode . Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD or VSS; MCLR = VDD; WDT enabled/disabled as specified. 3: Low-power Timer1 oscillator selected. 4: BOR and HLVD enable internal band gap reference. With both modules enabled, curr ent consumption will be less than the sum of both specifications. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 335

PIC18F2525/2620/4525/4620 26.3 DC Characteristics: PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial Param No. Symbol Characteristic Min Max Units Conditions VIL Input Low Voltage I/O ports: D030 with TTL buffer VSS 0.15 VDD V VDD < 4.5V D030A 0.8 V 4.5V = VDD = 5.5V D031 with Schmitt Trigger buffer VSS 0.2 VDD V D032 MCLR VSS 0.2 VDD V D033 OSC1 VSS 0.3 VDD V HS, HSPLL modes D033A OSC1 VSS 0.2 VDD V RC, EC modes(1) D033B OSC1 VSS 0.3 VDD V XT, LP modes D034 T13CKI VSS 0.3 VDD V VIH Input High Voltage I/O ports: D040 with TTL buffer 0.25 VDD + 0.8V VDD V VDD < 4.5V D040A 2.0 VDD V 4.5V = VDD = 5.5V D041 with Schmitt Trigger buffer 0.8 VDD VDD V D042 MCLR 0.8 VDD VDD V D043 OSC1 0.7 VDD VDD V HS, HSPLL modes D043A OSC1 0.8 VDD VDD V EC mode D043B OSC1 0.9 VDD VDD V RC mode(1) D043C OSC1 1.6 VDD V XT, LP modes D044 T13CKI 1.6 VDD V IIL Input Leakage Current(2,3) D060 I/O ports 1 AVSS = VPIN = VDD, Pin at high-impedance D061 MCLR 5 AVss = VPIN = VDD D063 OSC1 5 AVss = VPIN = VDD D070 IPU IPURB Weak Pull-up Current PORTB weak pull-up current 50 400 AVDD = 5V, VPIN = VSS Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger i nput. It is not recommended that the PICmicro device be driven with an external clock while in RC mode. 2: The leakage current on the MCLR pin is strongly dependent on the applied volt age level. The specified levels represent normal operating conditions. Higher leakage current may be meas ured at different input voltages. 3: Negative current is defined as current sourced by the pin. DS39626B-page 336 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 26.3 DC Characteristics: PIC18F2525/2620/4525/4620 (Industrial) PIC18LF2525/2620/4525/4620 (Industrial) (Continued) DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial Param No. Symbol Characteristic Min Max Units Conditions D080 D083 VOL Output Low Voltage I/O ports OSC2/CLKO (RC, RCIO, EC, ECIO modes) 0.6 0.6 V V IOL = 8.5 mA, VDD = 4.5V, -40C to +85C IOL = 1.6 mA, VDD = 4.5V, -40C to +85C D090 D092 VOH Output High Voltage(3) I/O ports OSC2/CLKO (RC, RCIO, EC, ECIO modes) VDD 0.7 VDD 0.7 V V IOH = -3.0 mA, VDD = 4.5V, -40C to +85C IOH = -1.3 mA, VDD = 4.5V, -40C to +85C D100(4) D101 D102 COSC2 CIO CB Capacitive Loading Specs on Output Pins OSC2 pin All I/O pins and OSC2 (in RC mode) SCL, SDA

15

50 400 pF pF pF In XT, HS and LP modes when external clock is used to drive OSC1 To meet the AC Timing Specifications I2C Specification Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode. 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be meas ured at different input voltages. 3: Negative current is defined as current sourced by the pin. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 337

PIC18F2525/2620/4525/4620 TABLE 26-1: MEMORY PROGRAMMING REQUIREMENTS DC CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial Param No. Sym Characteristic Min Typ Max Units Conditions Data EEPROM Memory D120 ED Byte Endurance 100K 1M E/W -40C to +85C D121 VDRW VDD for Read/Write VMIN 5.5 V Using EECON to read/write VMIN = Minimum operating voltage D122 TDEW Erase/Write Cycle Time 4 ms D123 TRETD Characteristic Retention 40 Year Provided no other specifications are violated D124 TREF Number of Total Erase/Write Cycles before Refresh(1) 1M 10M E/W -40C to +85C D125 IDDP Supply Current during Programming 10 mA Program Flash Memory D130 EP Cell Endurance 10K 100K E/W -40C to +85C D131 VPR VDD for Read VMIN 5.5 V VMIN = Minimum operating voltage D132B VPEW VDD for Self-timed Write VMIN 5.5 V VMIN = Minimum operating voltage D133A TIW Self-timed Write Cycle Time 2 ms D134 TRETD Characteristic Retention 40 100 Year Provided no other specifications are violated D135 IDDP Supply Current during Programming 10 mA Data in Typ column is at 5.0V, 25C unless otherwise stated. These parameters are fo r design guidance only and are not tested. Note 1: Refer to Section 7.8 Using the Data EEPROM for a more detailed discussion on data EEPROM endurance. DS39626B-page 338 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 26-2: COMPARATOR SPECIFICATIONS Operating Conditions: 3.0V < VDD < 5.5V, -40C < TA < +85C (unless otherwise stated ). Param No. Sym Characteristics Min Typ Max Units Comments D300 VIOFF Input Offset Voltage 5.0 10 mV D301 VICM Input Common Mode Voltage 0 VDD 1.5 V D302 CMRR Common Mode Rejection Ratio 55 dB 300 TRESP Response Time(1) 150 400 ns PIC18FXXXX 300A 150 600 ns PIC18LFXXXX, VDD = 2.0V 301 TMC2OV Comparator Mode Change to Output Valid 10 s Note 1: Response time measured with one comparator input at (VDD input transitions from VSS to VDD. TABLE 26-3: VOLTAGE REFERENCE SPECIFICATIONS Operating Conditions: 3.0V < VDD < 5.5V, -40C < TA < +85C (unless otherwise stated ). Param No. Sym Characteristics Min Typ Max Units Comments D310 VRES Resolution VDD/24 VDD/32 LSb D311 VRAA Absolute Accuracy 1/2 LSb D312 VRUR Unit Resistor Value (R) 2k O 310 TSET Settling Time(1) 10 s Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from 0000 to 1111 . . 2004 Microchip Technology Inc. Preliminary DS39626B-page 339 1.5)/2, while the other

PIC18F2525/2620/4525/4620 FIGURE 26-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS VLVD HLVDIF(1) VDD (HLVDIF set by hardware) (HLVDIF can be cleared in software) Note 1: VDIRMAG = 0. TABLE 26-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial Param No. Symbol Characteristic Min Typ Max Units Conditions D420 HLVD Voltage on VDD Transition High to Low LVV = 0000 2.06 2.17 2.28 V LVV = 0001 2.12 2.23 2.34 V LVV = 0010 2.24 2.36 2.48 V LVV = 0011 2.32 2.44 2.56 V LVV = 0100 2.47 2.60 2.73 V LVV = 0101 2.65 2.79 2.93 V LVV = 0110 2.74 2.89 3.04 V LVV = 0111 2.96 3.12 3.28 V LVV = 1000 3.22 3.39 3.56 V LVV = 1001 3.37 3.55 3.73 V LVV = 1010 3.52 3.71 3.90 V LVV = 1011 3.70 3.90 4.10 V LVV = 1100 3.90 4.11 4.32 V LVV = 1101 4.11 4.33 4.55 V LVV = 1110 4.36 4.59 4.82 V DS39626B-page 340 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 26.4 AC (Timing) Characteristics 26.4.1 TIMING PARAMETER SYMBOLOGY The timing parameter symbols have been created using one of the following formats: 1. TppS2ppS 2. TppS 3. TCC:ST4. Ts (I2C specifications only) (I2C specifications only) T F Frequency T Time Lowercase letters (pp) and their meanings: pp cc CCP1 osc OSC1 ck CLKO rd RD cs CS rw RD or WR di SDI sc SCK do SDO ss SS dt Data in t0 T0CKI io mc I/O port MCLR t1 wr T13CKI WR Uppercase letters and their meanings: S F Fall P Period H High R Rise I Invalid (High-impedance) V Valid L Low Z High-impedance I2C only AA output access High High BUF Bus free Low Low TCC:ST (I2C specifications only) CC HD Hold SU Setup ST DAT DATA input hold STO Stop condition STA Start condition . 2004 Microchip Technology Inc. Preliminary DS39626B-page 341

PIC18F2525/2620/4525/4620 26.4.2 TIMING CONDITIONS The temperature and voltages specified in Table 26-5 apply to all timing specifications unless otherwise noted. Figure 26-5 specifies the load conditions for the timing specifications. Note: Because of space limitations, the generic terms PIC18FXXXX and PIC18LFXXXX are used throughout this section to refer to the PIC18F2525/2620/4525/4620 and PIC18LF2525/2620/4525/4620 families of devices specifically and only those devices. TABLE 26-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS AC

Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial AC CHARACTERISTICS Operating voltage VDD range as described in DC spec Section 26.1 and Section 26.3. LF parts operate for industrial temperatures only. FIGURE 26-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS VDD/2 CL RL Pin Pin VSS VSS CL RL =464O CL = 50 pF for all pins except OSC2/CLKO and including D and E outputs as ports Load Condition 1 Load Condition 2 DS39626B-page 342 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS FIGURE 26-6: EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL) OSC1 CLKO Q4 Q1 Q2 Q3 Q4 Q1 1 2 3 3 4 4 TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS Param. No. Symbol Characteristic Min Max Units Conditions 1A FOSC External CLKI Frequency(1) Oscillator Frequency(1) DC DC DC DC 0.1 4 5 1 20 31.25 4 4 20 200 MHz MHz kHz MHz MHz MHz kHz XT, RC Oscillator mode HS Oscillator mode LP Oscillator mode RC Oscillator mode XT Oscillator mode HS Oscillator mode LP Oscillator mode 1 TOSC External CLKI Period(1) Oscillator Period(1) 1000 50 32 250 250 100 50 5

1 250 250 ns ns s ns s ns ns s XT, RC Oscillator mode HS Oscillator mode LP Oscillator mode RC Oscillator mode XT Oscillator mode HS Oscillator mode HS Oscillator mode LP Oscillator mode 2 TCY Instruction Cycle Time(1) 100 160 ns ns TCY = 4/FOSC, Industrial TCY = 4/FOSC, Extended 3 TOSL, TOSH External Clock in (OSC1) High or Low Time 30 2.5 10

ns s ns XT Oscillator mode LP Oscillator mode HS Oscillator mode 4 TOSR, TOSF External Clock in (OSC1) Rise or Fall Time

20 50 7.5 ns ns ns XT Oscillator mode LP Oscillator mode

HS Oscillator mode Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that par ticular oscillator type under standard operating conditions with the device executing code. Exceeding these sp ecified limits may result in an unstable oscillator operation and/or higher than expected current consumpt ion. All devices are tested to operate at min. values with an external clock applied to the OSC1/CLKI pin. Whe n an external clock input is used, the max. cycle time limit is DC (no clock) for all devices. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 343

PIC18F2525/2620/4525/4620 TABLE 26-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V) Param No. Sym Characteristic Min Typ Max Units Conditions F10 FOSC Oscillator Frequency Range 4 10 MHz HS mode only F11 FSYS On-Chip VCO System Frequency 16 40 MHz HS mode only F12 trc PLL Start-up Time (Lock Time) 2 ms F13 .CLK CLKO Stability (Jitter) -2 +2 % Data in Typ column is at 5V, 25C unless otherwise stated. These parameters are for design guidance only and are not tested. TABLE 26-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F2525/2620/4525/4620 (INDUSTRIAL) PIC18LF2525/2620/4525/4620 (INDUSTRIAL) PIC18LF2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial PIC18F2525/2620/4525/4620 (Industrial) Standard Operating Conditions (unless otherwise stated) Operating temperature -40C = TA = +85C for industrial Param No. Device Min Typ Max Units Conditions INTOSC Accuracy @ Freq = 8 MHz, 4 MHz, 2 MHz, 1 MHz, 500 kHz, 250 kHz, 125 kHz, 31 kHz(1) PIC18LF2525/2620/4525/4620 -2 +/-1 2 % +25C VDD = 2.7-3.3V -5 5 % -10C to +85C VDD = 2.7-3.3V -10 +/-1 10 % -40C to +85C VDD = 2.7-3.3V PIC18F2525/2620/4525/4620 -2 +/-1 2 % +25C VDD = 4.5-5.5V -5 5 % -10C to +85C VDD = 4.5-5.5V -10 +/-1 10 % -40C to +85C VDD = 4.5-5.5V INTRC Accuracy @ Freq = 31 kHz(2) PIC18LF2525/2620/4525/4620 26.562 35.938 kHz -40C to +85C VDD = 2.7-3.3V PIC18F2525/2620/4525/4620 26.562 35.938 kHz -40C to +85C VDD = 4.5-5.5V Legend: Shading of rows is to assist in readability of the table. Note 1: Frequency calibrated at 25C. OSCTUNE register can be used to compensate f or temperature drift. 2: INTRC frequency after calibration. 3: Change of INTRC frequency as VDD changes. DS39626B-page 344 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 26-7: CLKO AND I/O TIMING Note: Refer to Figure 26-5 for load conditions. OSC1 CLKO I/O pin (Input) I/O pin (Output) Q4 Q1 Q2 Q3 10 13 14 17 20, 21 19 18 15 11 12 16 Old Value New Value TABLE 26-9: CLKO AND I/O TIMING REQUIREMENTS Param No. Symbol Characteristic Min Typ Max Units Conditions 75 200 ns (Note 1) 10 TosH2ckL OSC1 . to CLKO . 11 TosH2ckH OSC1 . to CLKO . 75 200 ns (Note 1) 12 TckR CLKO Rise Time 35 100 ns (Note 1) 13 14 TckF CLKO Fall Time 35 100 ns (Note 1) TckL2ioV CLKO . to Port Out Valid 0.5 TCY + 20 ns (Note 1) 15 TioV2ckH Port In Valid before CLKO . 0.25 TCY + 25 ns (Note 1) 16 TckH2ioI Port In Hold after CLKO . 0 ns (Note 1) 17 TosH2ioV OSC1 . (Q1 cycle) to Port Out Valid 50 150 ns 18 18A TosH2ioI OSC1 . (Q2 cycle) to Port Input Invalid (I/O in hold time) PIC18FXXXX 100 ns PIC18LFXXXX 200 ns VDD = 2.0V 19 TioV2osH Port Input Valid to OSC1 . (I/O in setup time) 0 ns 20 20A TioR Port Output Rise Time PIC18FXXXX 10 25 ns PIC18LFXXXX 60 ns VDD = 2.0V 21 21A TioF Port Output Fall Time PIC18FXXXX 10 25 ns PIC18LFXXXX 60 ns VDD = 2.0V 22 TINP INT pin High or Low Time TCY ns 23 TRBP RB7:RB4 Change INT High or Low Time TCY ns These parameters are asynchronous events not related to any internal clock edges

. Note 1: Measurements are taken in RC mode, where CLKO output is 4 x TOSC. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 345

PIC18F2525/2620/4525/4620 FIGURE 26-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING FIGURE 26-9: BROWN-OUT RESET TIMING VDD MCLR Internal POR PWRT Time-out OSC Time-out Internal Reset WatchdogTimer Reset 33 32 30 31 34 I/O pins 34 Note: Refer to Figure 26-5 for load conditions. VDD BVDD 35 VIRVST Enable Internal Internal Reference 36 Reference Voltage Voltage Stable TABLE 26-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS Param. No. Symbol Characteristic Min Typ Max Units Conditions 30 TmcL MCLR Pulse Width (low) 2 s 31 TWDT Watchdog Timer Time-out Period (no postscaler) 3.4 4.0 4.6 ms 32 TOST Oscillation Start-up Timer Period 1024 TOSC 33 TPWRT Power-up Timer Period 55.6 65.5 75 34 TIOZ I/O High-Impedance from MCLR Low or Watchdog Timer Reset 2 s 35 TBOR Brown-out Reset Pulse Width 200 36 TIVRST Time for Internal Reference Voltage to become Stable 20 50 s 37 TLVD High/Low-Voltage Detect Pulse Width 38 TCSD CPU Start-up Time 10 s 39 TIOBST Time for INTOSC to Stabilize 1 DS39626B-page 346 Preliminary . ms

1024 TOSC

TOSC = OSC1 period

s VDD = BVDD (see D005)

200 s

s VDD = VLVD

2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 26-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS Note: Refer to Figure 26-5 for load conditions. 46 47 45 48 41 42 40 T0CKI T1OSO/T13CKI TMR0 or TMR1 TABLE 26-11: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS Param No. Symbol Characteristic Min Max Units Conditions 40 Tt0H T0CKI High Pulse Width No prescaler 0.5 TCY + 20 With prescaler 10 ns 41 Tt0L T0CKI Low Pulse Width No prescaler 0.5 TCY + 20 With prescaler 10 ns 42 Tt0P T0CKI Period No prescaler TCY + 10 ns With prescaler Greater of: 20 ns or (TCY + 40)/N ns N = prescale value (1, 2, 4,..., 256) 45 Tt1H T13CKI High Time Synchronous, no prescaler 0.5 TCY + 20 ns Synchronous, with prescaler PIC18FXXXX 10 ns PIC18LFXXXX 25 ns VDD = 2.0V Asynchronous PIC18FXXXX 30 ns PIC18LFXXXX 50 ns VDD = 2.0V 46 Tt1L T13CKI Low Time Synchronous, no prescaler 0.5 TCY + 5 ns Synchronous, with prescaler PIC18FXXXX 10 ns PIC18LFXXXX 25 ns VDD = 2.0V Asynchronous PIC18FXXXX 30 ns PIC18LFXXXX 50 ns VDD = 2.0V 47 Tt1P T13CKI Input Period Synchronous Greater of: 20 ns or (TCY + 40)/N ns N = prescale value (1, 2, 4, 8) Asynchronous 60 ns

ns ns

Ft1 T13CKI Oscillator Input Frequency Range DC 50 kHz 48 Tcke2tmrI Delay from External T13CKI Clock Edge to Timer Increment 2 TOSC 7 TOSC . 2004 Microchip Technology Inc. Preliminary DS39626B-page 347

PIC18F2525/2620/4525/4620 FIGURE 26-11: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES) Note: Refer to Figure 26-5 for load conditions. CCPx (Capture Mode) 50 51 52 CCPx 53 54 (Compare or PWM Mode) TABLE 26-12: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES) Param No. Symbol Characteristic Min Max Units Conditions 50 TccL CCPx Input Low Time No prescaler 0.5 TCY + 20 ns With prescaler PIC18FXXXX 10 ns PIC18LFXXXX 20 ns VDD = 2.0V 51 TccH CCPx Input High Time No prescaler 0.5 TCY + 20 ns With prescaler PIC18FXXXX 10 ns PIC18LFXXXX 20 ns VDD = 2.0V 52 TccP CCPx Input Period 3 TCY + 40 N ns N = prescale value (1, 4 or 16) 53 TccR CCPx Output Fall Time PIC18FXXXX 25 ns PIC18LFXXXX 45 ns VDD = 2.0V 54 TccF CCPx Output Fall Time PIC18FXXXX 25 ns PIC18LFXXXX 45 ns VDD = 2.0V DS39626B-page 348 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 FIGURE 26-12: PARALLEL SLAVE PORT TIMING (PIC18F4410/4510/4515/4610) Note: Refer to Figure 26-5 for load conditions. RE2/CS RE0/RD RE1/WR RD7:RD0 62 63 64 65 TABLE 26-13: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4525/4620) Param. No. Symbol Characteristic Min Max Units Conditions 62 TdtV2wrH Data In Valid before WR . or CS . (setup time) 20 63 TwrH2dtI WR . or CS . to Data In PIC18FXXXX 20 ns Invalid (hold time) PIC18LFXXXX 35 ns VDD = 2.0V 64 TrdL2dtV RD . and CS . to Data Out Valid 80 ns 65 TrdH2dtI RD . or CS . to Data Out Invalid 10 30 ns 66 TibfINH Inhibit of the IBF Flag bit being Cleared from WR . or CS . 3 TCY . 2004 Microchip Technology Inc. Preliminary DS39626B-page 349

ns

PIC18F2525/2620/4525/4620 FIGURE 26-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

SS SCK (CKP = 0) SCK (CKP = 1) SDO SDI 70 71 72 73 74 75, 76 787980 7978 MSb LSb bit 6 - - - -1 MSb In LSb In bit 6 - - - -1 Note: Refer to Figure 26-5 for load conditions. TABLE 26-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0) Param No. Symbol Characteristic Min Max Units Conditions 70 TssL2scH, TssL2scL SS . to SCK . or SCK . Input TCY ns 71 71A TscH SCK Input High Time (Slave mode) Continuous 1.25 TCY + 30 ns Single Byte 40 ns (Note 1) 72 72A TscL SCK Input Low Time (Slave mode) Continuous 1.25 TCY + 30 ns Single Byte 40 ns (Note 1) 73 TdiV2scH, TdiV2scL Setup Time of SDI Data Input to SCK Edge 100 ns 73A Tb2b Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2 1.5 TCY + 40 ns (Note 2) 74 TscH2diL, TscL2diL Hold Time of SDI Data Input to SCK Edge 100 ns 75 TdoR SDO Data Output Rise Time PIC18FXXXX 25 ns PIC18LFXXXX 45 ns VDD = 2.0V 76 TdoF SDO Data Output Fall Time 25 ns 78 TscR SCK Output Rise Time (Master mode) PIC18FXXXX 25 ns PIC18LFXXXX 45 ns VDD = 2.0V

79 TscF SCK Output Fall Time (Master mode) 80 TscH2doV, TscL2doV SDO Data Output Valid after SCK Edge PIC18FXXXX 50 ns PIC18LFXXXX 100 ns VDD = 2.0V Note 1: Requires the use of Parameter #73A. 2: Only if Parameter #71A and #72A are used. DS39626B-page 350 Preliminary . 2004 Microchip Technology Inc.

25 ns

PIC18F2525/2620/4525/4620 FIGURE 26-14: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

SS SCK (CKP = 0) SCK (CKP = 1) SDO SDI 81 71 72 74 75, 76 78 80 MSb 79 73 MSb In bit 6 - - - -1 LSb In bit 6 - - - -1 LSb Note: Refer to Figure 26-5 for load conditions. TABLE 26-15: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1) Param. No. Symbol Characteristic Min Max Units Conditions 71 71A TscH SCK Input High Time (Slave mode) Continuous 1.25 TCY + 30 ns Single Byte 40 ns (Note 1) 72 72A TscL SCK Input Low Time (Slave mode) Continuous 1.25 TCY + 30 ns Single Byte 40 ns (Note 1) 73 TdiV2scH, TdiV2scL Setup Time of SDI Data Input to SCK Edge 100 ns 73A Tb2b Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2 1.5 TCY + 40 ns (Note 2) 74 TscH2diL, TscL2diL Hold Time of SDI Data Input to SCK Edge 100 ns 75 TdoR SDO Data Output Rise Time PIC18FXXXX 25 ns PIC18LFXXXX 45 ns VDD = 2.0V 76 TdoF SDO Data Output Fall Time 25 ns 78 TscR SCK Output Rise Time (Master mode) PIC18FXXXX 25 ns

PIC18LFXXXX 45 ns VDD = 2.0V 79 TscF SCK Output Fall Time (Master mode) 80 TscH2doV, TscL2doV SDO Data Output Valid after SCK Edge PIC18FXXXX 50 ns PIC18LFXXXX 100 ns VDD = 2.0V 81 TdoV2scH, TdoV2scL SDO Data Output Setup to SCK Edge TCY ns Note 1: Requires the use of Parameter #73A.

25 ns

2: Only if Parameter #71A and #72A are used. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 351

PIC18F2525/2620/4525/4620 FIGURE 26-15: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)

SS SCK (CKP = 0) SCK (CKP = 1) SDO SDI70 71 72 73 74 75, 76 77 787980 7978 SDI MSb LSbbit 6 - - -- - -1 bit 6 -- - -1 LSb In 83 Note: Refer to Figure 26-5 for load conditions. MSb In TABLE 26-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0) Param No. Symbol Characteristic Min Max Units Conditions 70 TssL2scH, TssL2scL SS . to SCK . or SCK . Input TCY ns 71 71A TscH SCK Input High Time (Slave mode) Continuous 1.25 TCY + 30 ns Single Byte 40 ns (Note 1) 72 72A TscL SCK Input Low Time (Slave mode) Continuous 1.25 TCY + 30 ns Single Byte 40 ns (Note 1) 73 TdiV2scH, TdiV2scL Setup Time of SDI Data Input to SCK Edge 100 ns 73A Tb2b Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 1.5 TCY + 4 0 ns (Note 2) 74 TscH2diL, TscL2diL Hold Time of SDI Data Input to SCK Edge 100 ns 75 TdoR SDO Data Output Rise Time PIC18FXXXX 25 ns PIC18LFXXXX 45 ns VDD = 2.0V 76 TdoF SDO Data Output Fall Time 25 ns 77 TssH2doZ SS. to SDO Output High-Impedance 10 50 ns 78 TscR SCK Output Rise Time (Master mode) PIC18FXXXX 25 ns PIC18LFXXXX 45 ns VDD = 2.0V 79 TscF SCK Output Fall Time (Master mode) 25 ns

80 TscH2doV, TscL2doV SDO Data Output Valid after SCK Edge PIC18FXXXX PIC18LFXXXX 100 ns VDD = 2.0V 83 TscH2ssH, TscL2ssH SS . after SCK edge 1.5 TCY + 40 ns Note 1: Requires the use of Parameter #73A. 2: Only if Parameter #71A and #72A are used. DS39626B-page 352 Preliminary . 2004 Microchip Technology Inc.

50 ns

PIC18F2525/2620/4525/4620 FIGURE 26-16: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

SS SCK (CKP = 0) SCK (CKP = 1) SDO SDI70 71 72 82 SDI 74 75, 76 MSb bit 6 -- - -- -1 LSb 77 MSb In bit 6 - - --1 LSb In 80 83 Note: Refer to Figure 26-5 for load conditions. TABLE 26-17: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1) Param No. Symbol Characteristic Min Max Units Conditions 70 TssL2scH, TssL2scL SS . to SCK . or SCK . Input TCY ns 71 71A TscH SCK Input High Time (Slave mode) Continuous 1.25 TCY + 30 ns Single Byte 40 ns (Note 1) 72 72A TscL SCK Input Low Time (Slave mode) Continuous 1.25 TCY + 30 ns Single Byte 40 ns (Note 1) 73A Tb2b Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2 1.5 TCY + 4 0 ns (Note 2) 74 TscH2diL, TscL2diL Hold Time of SDI Data Input to SCK Edge 100 ns 75 TdoR SDO Data Output Rise Time PIC18FXXXX 25 ns PIC18LFXXXX 45 ns VDD = 2.0V 76 TdoF SDO Data Output Fall Time 25 ns 77 TssH2doZ SS. to SDO Output High-Impedance 10 50 ns 78 TscR SCK Output Rise Time (Master mode) PIC18FXXXX 25 ns PIC18LFXXXX 45 ns VDD = 2.0V 79 TscF SCK Output Fall Time (Master mode) 25 ns 80 TscH2doV, TscL2doV

SDO Data Output Valid after SCK Edge PIC18FXXXX 50 ns PIC18LFXXXX 100 ns VDD = 2.0V 82 TssL2doV SDO Data Output Valid after SS . Edge PIC18FXXXX 50 ns PIC18LFXXXX 100 ns VDD = 2.0V 83 TscH2ssH, TscL2ssH SS . after SCK Edge 1.5 TCY + 40 ns Note 1: Requires the use of Parameter #73A. 2: Only if Parameter #71A and #72A are used. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 353

PIC18F2525/2620/4525/4620 FIGURE 26-17: I2C BUS START/STOP BITS TIMING Note: Refer to Figure 26-5 for load conditions. 91 92 93 SCL SDA Start Condition Stop Condition 90 TABLE 26-18: I2C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE) Param. No. Symbol Characteristic Min Max Units Conditions 90 TSU:STA Start Condition Setup Time 100 kHz mode 4700 ns Only relevant for Repeated Start condition 400 kHz mode 600 91 THD:STA Start Condition Hold Time 100 kHz mode 4000 ns After this period, the first clock pulse is generated 400 kHz mode 600 92 TSU:STO Stop Condition Setup Time 100 kHz mode 4700 ns 400 kHz mode 600 93 THD:STO Stop Condition Hold Time 100 kHz mode 4000 ns 400 kHz mode 600 FIGURE 26-18: I2C BUS DATA TIMING Note: Refer to Figure 26-5 for load conditions. 90 91 92 100 101 103 106 107 109 109 110 102 SCL SDA In SDA Out DS39626B-page 354 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 26-19: I2C BUS DATA REQUIREMENTS (SLAVE MODE)

Param. No. Symbol Characteristic Min Max Units Conditions 100 THIGH Clock High Time 100 kHz mode 4.0 s 400 kHz mode 0.6 s SSP Module 1.5 TCY 101 TLOW Clock Low Time 100 kHz mode 4.7 s 400 kHz mode 1.3 s SSP Module 1.5 TCY 102 TR SDA and SCL Rise Time 100 kHz mode 1000 ns 400 kHz mode 20 + 0.1 CB 300 ns CB is specified to be from 10 to 400 pF 103 TF SDA and SCL Fall Time 100 kHz mode 300 ns 400 kHz mode 20 + 0.1 CB 300 ns CB is specified to be from 10 to 400 pF 90 TSU:STA Start Condition Setup Time 100 kHz mode 4.7 s Only relevant for Repeated Start condition 400 kHz mode 0.6 s 91 THD:STA Start Condition Hold Time 100 kHz mode 4.0 s After this period, the first clock pulse is generated 400 kHz mode 0.6 s 106 THD:DAT Data Input Hold Time 100 kHz mode 0 ns 400 kHz mode 0 0.9 s 107 TSU:DAT Data Input Setup Time 100 kHz mode 250 ns (Note 2) 400 kHz mode 100 ns 92 TSU:STO Stop Condition Setup Time 100 kHz mode 4.7 s 400 kHz mode 0.6 s 109 TAA Output Valid from Clock 100 kHz mode 3500 ns (Note 1) 400 kHz mode ns 110 TBUF Bus Free Time 100 kHz mode 4.7 s Time the bus must be free before a new transmission can start 400 kHz mode 1.3 s D102 CB Bus Capacitive Loading 400 pF Note 1: As a transmitter, the device must provide this internal minimum delay time to br idge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but th e requirement TSU:DAT = 250 ns must then be met. This will automatically be the case if the de vice does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of th e SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the standard mode I2C bus specification), before the SCL line is released. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 355

PIC18F2525/2620/4525/4620 FIGURE 26-19: MASTER SSP I2C BUS START/STOP BITS TIMING WAVEFORMS Note: Refer to Figure 26-5 for load conditions. 91 93 SCL SDA Start Condition Stop Condition 90 92 TABLE 26-20: MASTER SSP I2C BUS START/STOP BITS REQUIREMENTS Param. No. Symbol Characteristic Min Max Units Conditions 90 TSU:STA Start Condition Setup Time 100 kHz mode 2(TOSC)(BRG + 1) ns Only relevant for Repeated Start condition 400 kHz mode 2(TOSC)(BRG + 1) 1 MHz mode(1) 2(TOSC)(BRG + 1) 91 THD:STA Start Condition Hold Time 100 kHz mode 2(TOSC)(BRG + 1) ns After this period, the first clock pulse is generated 400 kHz mode 2(TOSC)(BRG + 1) 1 MHz mode(1) 2(TOSC)(BRG + 1) 92 TSU:STO Stop Condition Setup Time 100 kHz mode 2(TOSC)(BRG + 1) ns 400 kHz mode 2(TOSC)(BRG + 1) 1 MHz mode(1) 2(TOSC)(BRG + 1) 93 THD:STO Stop Condition Hold Time 100 kHz mode 2(TOSC)(BRG + 1) ns 400 kHz mode 2(TOSC)(BRG + 1) 1 MHz mode(1) 2(TOSC)(BRG + 1) Note 1: Maximum pin capacitance = 10 pF for all I2C pins. FIGURE 26-20: MASTER SSP I2C BUS DATA TIMING Note: Refer to Figure 26-5 for load conditions. 90 91 92 100 101 103 106 107 109 109 110 102 SCL SDA In

SDA Out DS39626B-page 356 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 TABLE 26-21: MASTER SSP I2C BUS DATA REQUIREMENTS

Param. No. Symbol Characteristic Min Max Units Conditions 100 THIGH Clock High Time 100 kHz mode 2(TOSC)(BRG + 1) ms 400 kHz mode 2(TOSC)(BRG + 1) ms 1 MHz mode(1) 2(TOSC)(BRG + 1) ms 101 TLOW Clock Low Time 100 kHz mode 2(TOSC)(BRG + 1) ms 400 kHz mode 2(TOSC)(BRG + 1) ms 1 MHz mode(1) 2(TOSC)(BRG + 1) ms 102 TR SDA and SCL Rise Time 100 kHz mode 1000 ns CB is specified to be from 10 to 400 pF 400 kHz mode 20 + 0.1 CB 300 ns 1 MHz mode(1) 300 ns 103 TF SDA and SCL Fall Time 100 kHz mode 300 ns CB is specified to be from 10 to 400 pF 400 kHz mode 20 + 0.1 CB 300 ns 1 MHz mode(1) 100 ns 90 TSU:STA Start Condition Setup Time 100 kHz mode 2(TOSC)(BRG + 1) ms Only relevant for Repeated Start condition 400 kHz mode 2(TOSC)(BRG + 1) ms 1 MHz mode(1) 2(TOSC)(BRG + 1) ms 91 THD:STA Start Condition Hold Time 100 kHz mode 2(TOSC)(BRG + 1) ms After this period, the first clock pulse is generated 400 kHz mode 2(TOSC)(BRG + 1) ms 1 MHz mode(1) 2(TOSC)(BRG + 1) ms 106 THD:DAT Data Input Hold Time 100 kHz mode 0 ns 400 kHz mode 0 0.9 ms 107 TSU:DAT Data Input Setup Time 100 kHz mode 250 ns (Note 2) 400 kHz mode 100 ns 92 TSU:STO Stop Condition Setup Time 100 kHz mode 2(TOSC)(BRG + 1) ms 400 kHz mode 2(TOSC)(BRG + 1) ms 1 MHz mode(1) 2(TOSC)(BRG + 1) ms 109 TAA Output Valid from Clock 100 kHz mode 3500 ns 400 kHz mode 1000 ns 1 MHz mode(1) ns 110 TBUF Bus Free Time 100 kHz mode 4.7 ms Time the bus must be free before a new transmission can start 400 kHz mode 1.3 ms D102 CB Bus Capacitive Loading 400 pF

Note 1: Maximum pin capacitance = 10 pF for all I2C pins. 2: A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but pa rameter 107 = 250 ns must then be met. This will automatically be the case if the device does not str etch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it m ust output the next data bit to the SDA line, parameter 102 + parameter 107 = 1000 + 250 = 1250 ns (for 100 k Hz mode), before the SCL line is released. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 357

PIC18F2525/2620/4525/4620 FIGURE 26-21: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING 121 121 120 122 RC6/TX/CK RC7/RX/DT pin pin Note: Refer to Figure 26-5 for load conditions. TABLE 26-22: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS Param No. Symbol Characteristic Min Max Units Conditions 120 TckH2dtV SYNC XMIT (MASTER & SLAVE) Clock High to Data Out Valid PIC18FXXXX 40 ns PIC18LFXXXX 100 ns VDD = 2.0V 121 Tckrf Clock Out Rise Time and Fall Time PIC18FXXXX 20 ns (Master mode) PIC18LFXXXX 50 ns VDD = 2.0V 122 Tdtrf Data Out Rise Time and Fall Time PIC18FXXXX 20 ns PIC18LFXXXX 50 ns VDD = 2.0V FIGURE 26-22: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING 125 126 RC6/TX/CK RC7/RX/DT pin pin Note: Refer to Figure 26-5 for load conditions. TABLE 26-23: USART SYNCHRONOUS RECEIVE REQUIREMENTS Param. No. Symbol Characteristic Min Max Units Conditions 125 TdtV2ckl SYNC RCV (MASTER & SLAVE) Data Hold before CK . (DT hold time) 10 ns 126 TckL2dtl Data Hold after CK . (DT hold time) 15 DS39626B-page 358 Preliminary . 2004 Microchip Technology Inc.

ns

PIC18F2525/2620/4525/4620 TABLE 26-24: A/D CONVERTER CHARACTERISTICS: PIC18F2525/2620/4525/4620 (INDUSTRIA L) PIC18LF2525/2620/4525/4620 (INDUSTRIAL) Param No. Symbol Characteristic Min Typ Max Units Conditions A01 NR Resolution 10 bit .VREF = 3.0V A03 EIL Integral Linearity Error <1 LSb .VREF = 3.0V A04 EDL Differential Linearity Error <1 LSb .VREF = 3.0V A06 EOFF Offset Error <1.5 LSb .VREF = 3.0V A07 EGN Gain Error <1 LSb .VREF = 3.0V A10 Monotonicity Guaranteed(1) VSS = VAIN = VREF A20 .VREF Reference Voltage Range (VREFH VREFL) 1.8 3

V V VDD < 3.0V VDD = 3.0V A21 VREFH Reference Voltage High VSS A22 VREFL Reference Voltage Low VSS A25 VAIN Analog Input Voltage VREFL A30 ZAIN Recommended Impedance of Analog Voltage Source 2.5 kO A50 IREF VREF Input Current(2)

VREFH V 0.3V VDD VREFH V

3.0V V

5 150 A A During VAIN acquisition. During A/D conversion cycle. Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes. 2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as t he VREFL source. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 359

PIC18F2525/2620/4525/4620 FIGURE 26-23: A/D CONVERSION TIMING 131 130 132 BSF ADCON0, GO Q4 A/D CLK(1) A/D DATA ADRES ADIF GO SAMPLE OLD_DATA SAMPLING STOPPED DONE NEW_DATA (Note 2) 9 8 7 2 1 0 Note 1: If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed. 2: This is a minimal RC delay (typically 100 ns), which also disconnects the hol ding capacitor from the analog input. . . . . . . TCY TABLE 26-25: A/D CONVERSION REQUIREMENTS Param No. Symbol Characteristic Min Max Units Conditions 130 TAD A/D Clock Period PIC18FXXXX 0.7 25.0(1) s TOSC based, VREF = 3.0V PIC18LFXXXX 1.4 25.0(1) s VDD = 2.0V; TOSC based, VREF full range PIC18FXXXX TBD 1 s A/D RC mode PIC18LFXXXX TBD 3 s VDD = 2.0V; A/D RC mode 131 TCNV Conversion Time (not including acquisition time) (Note 2) 11 12 TAD 132 TACQ Acquisition Time (Note 3) 1.4 TBD s s -40C to 0C = to 135 TSWC TBD TDIS

+85C = +85C Switching Time from Convert . Sample Discharge Time 0.2 s

(Note 4)

Legend: TBD = To Be Determined Note 1: The time of the A/D clock period is dependent on the device frequency an d the TAD clock divider. 2: ADRES register may be read on the following TCY cycle. 3: The time for the holding capacitor to acquire the New input voltage when the vo ltage changes full scale

after the conversion (VDD to VSS or VSS to VDD). The source impedance (RS) on th e input channels is 50O. 4: On the following cycle of the device clock. DS39626B-page 360 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 27.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES Graphs and tables are not available at this time. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 361

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 362 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 28.0 PACKAGING INFORMATION 28.1 Package Marking Information 28-Lead SPDIP Example XXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXX YYWWNNN PIC18F2620-I/SP 0410017 28-Lead SOIC Example XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX YYWWNNN PIC18F2620-E/SO 0410017 40-Lead PDIP Example XXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXX YYWWNNN PIC18F4620-I/P 0410017 Legend: XX...X Customer specific information* Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week 01 ) NNN Alphanumeric traceability code Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available character s for customer specific information. * Standard PICmicro device marking consists of Microchip part number, year code, w eek code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders ar e included in QTP price. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 363

PIC18F2525/2620/4525/4620 28.1 Package Marking Information (Continued) 44-Lead QFN XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX YYWWNNN 44-Lead TQFP XXXXXXXXXX XXXXXXXXXX XXXXXXXXXX YYWWNNN Example PIC18F4620 -I/ML 0410017 Example PIC18F4620 -I/PT 0410017 DS39626B-page 364 Preliminary . 2004 Microchip Technology Inc.

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 365 PIC18F2525/2620/4525/4620 28.2 Package Details The following sections give the technical details of the packages. 28-Lead Skinny Plastic Dual In-line (SP) 300 mil Body (PDIP) Mold Draft Angle Bottom 5 10 15 5 10 15 Mold Draft Angle Top a 5 10 15 5 10 15 Overall Row Spacing eB .320 .350 .430 8.13 8.89 10.92 Lower Lead Width B .016 .019 .022 0.41 0.48 0.56 Upper Lead Width B1 .040 .053 .065 1.02 1.33 1.65 Lead Thickness c .008 .012 .015 0.20 0.29 0.38 Tip to Seating Plane L .125 .130 .135 3.18 3.30 3.43 Overall Length D 1.345 1.365 1.385 34.16 34.67 35.18 Molded Package Width E1 .275 .285 .295 6.99 7.24 7.49 Shoulder to Shoulder Width E .300 .310 .325 7.62 7.87 8.26 Base to Seating Plane A1 .015 0.38 Molded Package Thickness A2 .125 .130 .135 3.18 3.30 3.43 Top to Seating Plane A .140 .150 .160 3.56 3.81 4.06 Pitch p .100 2.54 Number of Pins n 28 28 Dimension Limits MIN NOM MAX MIN NOM MAX Units INCHES* MILLIMETERS 2 1 D n E1 c eB E a p L A2 B B1 A A1 Notes: JEDEC Equivalent: MO-095 Drawing No. C04-070 * Controlling Parameter Dimension D and E1 do not include mold flash or protrusions. Mold flash or protr usions shall not exceed .010 (0.254mm) per side. Significant Characteristic

PIC18F2525/2620/4525/4620 DS39626B-page 366 Preliminary . 2004 Microchip Technology Inc. 28-Lead Plastic Small Outline (SO) Wide, 300 mil Body (SOIC) Foot Angle Top f 0 4 8 0 4 8 Mold Draft Angle Bottom 0 12 15 0 12 15 Mold Draft Angle Top a 0 12 15 0 12 15 Lead Width B .014 .017 .020 0.36 0.42 0.51 Lead Thickness c .009 .011 .013 0.23 0.28 0.33 Foot Length L .016 .033 .050 0.41 0.84 1.27 Chamfer Distance h .010 .020 .029 0.25 0.50 0.74 Overall Length D .695 .704 .712 17.65 17.87 18.08 Molded Package Width E1 .288 .295 .299 7.32 7.49 7.59 Overall Width E .394 .407 .420 10.01 10.34 10.67 Standoff A1 .004 .008 .012 0.10 0.20 0.30 Molded Package Thickness A2 .088 .091 .094 2.24 2.31 2.39 Overall Height A .093 .099 .104 2.36 2.50 2.64 Pitch p .050 1.27 Number of Pins n 28 28 Dimension Limits MIN NOM MAX MIN NOM MAX Units INCHES* MILLIMETERS 2 1 D p n B E E1 L c 45 h f A2 a A A1 * Controlling Parameter Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or prot rusions shall not exceed .010 (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-052 Significant Characteristic

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 367 PIC18F2525/2620/4525/4620 40-Lead Plastic Dual In-line (P) 600 mil Body (PDIP) Mold Draft Angle Bottom 5 10 15 5 10 15 Mold Draft Angle Top a 5 10 15 5 10 15 Overall Row Spacing eB .620 .650 .680 15.75 16.51 17.27 Lower Lead Width B .014 .018 .022 0.36 0.46 0.56 Upper Lead Width B1 .030 .050 .070 0.76 1.27 1.78 Lead Thickness c .008 .012 .015 0.20 0.29 0.38 Tip to Seating Plane L .120 .130 .135 3.05 3.30 3.43 Overall Length D 2.045 2.058 2.065 51.94 52.26 52.45 Molded Package Width E1 .530 .545 .560 13.46 13.84 14.22 Shoulder to Shoulder Width E .595 .600 .625 15.11 15.24 15.88 Base to Seating Plane A1 .015 0.38 Molded Package Thickness A2 .140 .150 .160 3.56 3.81 4.06 Top to Seating Plane A .160 .175 .190 4.06 4.45 4.83 Pitch p .100 2.54 Number of Pins n 40 40 Dimension Limits MIN NOM MAX MIN NOM MAX Units INCHES* MILLIMETERS A2 1 2 D n E1 c eB E a p L B B1 A A1 * Controlling Parameter Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or prot rusions shall not exceed .010 (0.254mm) per side. JEDEC Equivalent: MO-011 Drawing No. C04-016 Significant Characteristic

PIC18F2525/2620/4525/4620 DS39626B-page 368 Preliminary . 2004 Microchip Technology Inc. 44-Lead Plastic Quad Flat No Lead Package (ML) 8x8 mm Body (QFN)

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 369 PIC18F2525/2620/4525/4620 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form ( TQFP) * Controlling Parameter Notes: Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or pro trusions shall not exceed .010 (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076 Pin 1 Corner Chamfer CH .025 .035 .045 0.64 0.89 1.14 Footprint (Reference) (F) .039 1.00 (F) A A1 A2 a E E1 #leads=n1 p B D1 D n 1 2 f c L Units INCHES MILLIMETERS* Dimension Limits MIN NOM MAX MIN NOM MAX Number of Pins n 44 44 Pitch p .031 0.80 Overall Height A .039 .043 .047 1.00 1.10 1.20 Molded Package Thickness A2 .037 .039 .041 0.95 1.00 1.05 Standoff A1 .002 .004 .006 0.05 0.10 0.15 Foot Length L .018 .024 .030 0.45 0.60 0.75 Foot Angle f 0 3.5 7 0 3.5 7 Overall Width E .463 .472 .482 11.75 12.00 12.25 Overall Length D .463 .472 .482 11.75 12.00 12.25 Molded Package Width E1 .390 .394 .398 9.90 10.00 10.10 Molded Package Length D1 .390 .394 .398 9.90 10.00 10.10 Pins per Side n1 11 11 Lead Thickness c .004 .006 .008 0.09 0.15 0.20 Lead Width B .012 .015 .017 0.30 0.38 0.44 Mold Draft Angle Top a 5 10 15 5 10 15 Mold Draft Angle Bottom 5 10 15 5 10 15 CH x 45 Significant Characteristic

PIC18F2525/2620/4525/462 0 NOTES: DS39626B-page 370 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 APPENDIX A: REVISION HISTORY Revision A (April 2004) Original data sheet for PIC18F2525/2620/4525/4620 devices. Revision B (June 2004) This revision introduces High/Low-Voltage Detect updates to Section 22.0 and includes minor corrections to the data sheet text related to the High/Low-Voltage Detect update. TABLE B-1: DEVICE DIFFERENCES APPENDIX B: DEVICE DIFFERENCES The differences between the devices listed in this data sheet are shown in Table B-1. Features PIC18F2525 PIC18F2620 PIC18F4525 PIC18F4620 Program Memory (Bytes) 49152 65536 49152 65536 Program Memory (Instructions) 24576 32768 24576 32768 Interrupt Sources 19 19 20 20 I/O Ports Ports A, B, C, (E) Ports A, B, C, (E) Ports A, B, C, D, E Ports A, B, C, D, E Capture/Compare/PWM Modules 2 2 1 1 Enhanced Capture/Compare/ PWM Modules 0 0 1 1 Parallel Communications (PSP) No No Yes Yes 10-bit Analog-to-Digital Module 10 input channels 10 input channels 13 input cha nnels 13 input channels Packages 28-pin SPDIP 28-pin SOIC 28-pin SPDIP 28-pin SOIC 40-pin PDIP 44-pin TQFP 44-pin QFN 40-pin PDIP 44-pin TQFP 44-pin QFN . 2004 Microchip Technology Inc. Preliminary DS39626B-page 371

PIC18F2525/2620/4525/4620 APPENDIX C: CONVERSION CONSIDERATIONS This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B. Not Applicable APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX). The following are the list of modifications over the PIC16C5X microcontroller family: Not Currently Available DS39626B-page 372 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the Enhanced devices (i.e., PIC18FXXX) is provided in AN716, Migrating Designs from PIC16C74A/74B to PIC18C442 . The changes discussed, while device specific, are generally applicable to all mid-range to Enhanced device migrations. This Application Note is available as Literature Number DS00716. APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the Enhanced devices (i.e., PIC18FXXX) is provided in AN726, PIC17CXXX to PIC18CXXX Migration . This Application Note is available as Literature Number DS00726. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 373

PIC18F2525/2620/4525/4620 NOTES: DS39626B-page 374 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 INDEX A A/D ............................................................................ ....... 223 A/D Converter Interrupt, Configuring ....................... 227 Acquisition Requirements ........................................ 228 ADCON0 Register .................................................... 223 ADCON1 Register .................................................... 223 ADCON2 Register .................................................... 223 ADRESH Register ............................................ 223, 226 ADRESL Register .................................................... 223 Analog Port Pins, Configuring .................................. 230 Associated Registers ............................................... 232 Calculating the Minimum Required Acquisition Time .............................................. 228 Configuring the Module ............................................ 227 Conversion Clock (TAD) ........................................... 229 Conversion Status (GO/DONE Bit) .......................... 226 Conversions ............................................................. 231 Converter Characteristics ........................................ 359 Discharge ................................................................. 231 Operation in Power Managed Modes ...................... 230 Selecting and Configuring Acquisition Time .............................................. 229 Special Event Trigger (CCP) .................................... 232 Special Event Trigger (ECCP) ................................. 148 Use of the CCP2 Trigger .......................................... 232 Absolute Maximum Ratings ............................................. 323 AC (Timing) Characteristics ............................................. 341 Load Conditions for Device Timing Specifications ....................................... 342 Parameter Symbology ............................................. 341 Temperature and Voltage Specifications ................. 342 Timing Conditions .................................................... 342 AC Characteristics Internal RC Accuracy ............................................... 344 Access Bank Mapping with Indexed Literal Offset Addressing Mode .................................... 71 Remapping with Indexed Literal Offset Addressing Mode ............................................... 71 ACKSTAT ........................................................................ 191 ACKSTAT Status Flag ..................................................... 191 ADCON0 Register ............................................................ 223 GO/DONE Bit ........................................................... 226 ADCON1 Register ............................................................ 223 ADCON2 Register ............................................................ 223 ADDFSR ......................................................................... . 310 ADDLW .......................................................................... .. 273

ADDULNK ........................................................................ 310 ADDWF .......................................................................... .. 273 ADDWFC ......................................................................... 274 ADRESH Register ............................................................ 223 ADRESL Register .................................................... 223, 226 Analog-to-Digital Converter. See A/D. ANDLW .......................................................................... .. 274 ANDWF .......................................................................... .. 275 Assembler MPASM Assembler .................................................. 317 Auto-Wake-up on Sync Break Character ......................... 214 B Bank Select Register (BSR) .............................................. 59 Baud Rate Generator ...................................................... 187 BC ............................................................................. ....... 275 BCF ............................................................................ ..... 276 BF ............................................................................. ....... 191 BF Status Flag ................................................................. 191 Block Diagrams A/D ........................................................................... 226 Analog Input Model .................................................. 227 Baud Rate Generator .............................................. 187 Capture Mode Operation ......................................... 141 Comparator Analog Input Model .............................. 237 Comparator I/O Operating Modes ........................... 234 Comparator Output .................................................. 236 Comparator Voltage Reference ............................... 240 Compare Mode Operation ....................................... 142 Device Clock .............................................................. 28 Enhanced PWM ....................................................... 149 EUSART Receive .................................................... 213 EUSART Transmit ................................................... 211 External Power-on Reset Circuit (Slow VDD Power-up) ........................................ 43 Fail-Safe Clock Monitor ........................................... 261 Generic I/O Port ....................................................... 105 High/Low-Voltage Detect with External Input .................................................. 244 Interrupt Logic ............................................................ 92 MSSP (I2C Master Mode) ........................................ 185 MSSP (I2C Mode) .................................................... 170 MSSP (SPI Mode) ................................................... 161 On-Chip Reset Circuit ................................................ 41 PIC18F2525/2620 ..................................................... 10 PIC18F4525/4620 ..................................................... 11 PLL (HS Mode) .......................................................... 25

PORTD and PORTE (Parallel Slave Port) ............... 120 PWM Operation (Simplified) .................................... 144 Reads from Flash Program Memory ......................... 77 Single Comparator ................................................... 235 Table Read Operation ............................................... 73 Table Write Operation ............................................... 74 Table Writes to Flash Program Memory .................... 79 Timer0 in 16-Bit Mode ............................................. 124 Timer0 in 8-Bit Mode ............................................... 124 Timer1 ..................................................................... 128 Timer1 (16-Bit Read/Write Mode) ............................ 128 Timer2 ..................................................................... 134 Timer3 ..................................................................... 136 Timer3 (16-Bit Read/Write Mode) ............................ 136 Voltage Reference Output Buffer Example ................................................ 241 Watchdog Timer ...................................................... 258 BN ............................................................................. ....... 276 BNC ............................................................................ ..... 277 BNN ............................................................................ ..... 277 BNOV ........................................................................... ... 278 BNZ ............................................................................ ..... 278 BOR. See Brown-out Reset. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 375

PIC18F2525/2620/4525/4620 BOV ............................................................................ ...... 281 BRA ............................................................................ ...... 279 Break Character (12-Bit) Transmit and Receive ..............216 BRG. See Baud Rate Generator. Brown-out Reset (BOR) .....................................................44 Detecting .................................................................... 4 4 Disabling in Sleep Mode ............................................44 Software Enabled .......................................................44 BSF ............................................................................ ...... 279 BTFSC .......................................................................... ... 280 BTFSS .......................................................................... .... 280 BTG ............................................................................ ...... 281 BZ ............................................................................. ........ 282 C C Compilers MPLAB C17 ............................................................. 318 MPLAB C18 ............................................................. 318 MPLAB C30 ............................................................. 318 CALL ........................................................................... ..... 282 CALLW .......................................................................... ... 311 Capture (CCP Module) .....................................................141 Associated Registers ...............................................143 CCP Pin Configuration ............................................. 141 CCPRxH:CCPRxL Registers ................................... 141 Prescaler .................................................................. 141 Software Interrupt .................................................... 141 Timer1/Timer3 Mode Selection ................................141 Capture (ECCP Module) ..................................................148 Capture/Compare/PWM (CCP) ........................................ 139 Capture Mode. See Capture. CCPRxH Register .................................................... 140 CCPRxL Register ..................................................... 140 Compare Mode. See Compare. Interaction of Two CCP Modules .............................140 Module Configuration ...............................................140 Pin Assignment ........................................................ 140 Timer Resources ...................................................... 140 Clock Sources .................................................................. .. 28 Selecting the 31 kHz Source ...................................... 29 Selection Using OSCCON Register ........................... 29 CLRF ...........................................................................

..... 283 CLRWDT ......................................................................... . 283 Code Examples 16 x 16 Signed Multiply Routine ................................90 16 x 16 Unsigned Multiply Routine ............................90 8 x 8 Signed Multiply Routine ....................................89 8 x 8 Unsigned Multiply Routine ................................89 Changing Between Capture Prescalers ...................141 Computed GOTO Using an Offset Value ....................................................... 56 Data EEPROM Read .................................................85 Data EEPROM Refresh Routine ................................86 Data EEPROM Write .................................................85 Erasing a Flash Program Memory Row ..................... 78 Fast Register Stack .................................................... 56 How to Clear RAM (Bank 1) Using Indirect Addressing ............................................ 67 Implementing a Real-Time Clock Using a Timer1 Interrupt Service ............................... 131 Initializing PORTA .................................................... 105 Initializing PORTB .................................................... 108 Initializing PORTC .................................................... 111 Initializing PORTD .................................................... 114 Initializing PORTE .................................................... 117 Loading the SSPBUF (SSPSR) Register ........................................................... 164 Reading a Flash Program Memory Word .................................................... 77 Saving Status, WREG and BSR Registers in RAM .................................... 103 Writing to Flash Program Memory ....................... 80 81 Code Protection ....................................................... 249, 263 Associated Registers ............................................... 263 Configuration Register Protection ............................ 266 Data EEPROM ......................................................... 266 Program Memory ..................................................... 264 COMF ........................................................................... ... 284 Comparator ..................................................................... . 233 Analog Input Connection Considerations ................................................. 237 Associated Registers ............................................... 237 Configuration ........................................................... 234 Effects of a Reset .................................................... 236 Interrupts ................................................................. 236 Operation ................................................................. 235 Operation During Sleep ........................................... 236 Outputs .................................................................... 235 Reference ................................................................ 235 External Signal ................................................ 235 Internal Signal .................................................. 235 Response Time ........................................................ 235 Comparator Specifications ............................................... 339

Comparator Voltage Reference ....................................... 239 Accuracy and Error .................................................. 240 Associated Registers ............................................... 241 Configuring .............................................................. 239 Connection Considerations ...................................... 240 Effects of a Reset .................................................... 240 Operation During Sleep ........................................... 240 Compare (CCP Module) .................................................. 142 Associated Registers ............................................... 143 CCPRx Register ...................................................... 142 Pin Configuration ..................................................... 142 Software Interrupt .................................................... 142 Special Event Trigger .............................. 137, 142, 232 Timer1/Timer3 Mode Selection ................................ 142 Compare (ECCP Module) ................................................ 148 Special Event Trigger .............................................. 148 Computed GOTO ............................................................... 56 Configuration Bits ............................................................ 249 Context Saving During Interrupts ..................................... 103 Conversion Considerations .............................................. 372 CPFSEQ ......................................................................... . 284 CPFSGT ......................................................................... . 285 CPFSLT ......................................................................... .. 285 Crystal Oscillator/Ceramic Resonator ................................ 23 D Data Addressing Modes .................................................... 67 Comparing Options with the Extended Instruction Set Enabled ..................................... 70 Direct ......................................................................... 67 Indexed Literal Offset ................................................ 69 Instructions Affected .......................................... 69 Indirect ....................................................................... 67 Inherent and Literal .................................................... 67 DS39626B-page 376 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 Data EEPROM Memory ..................................................... 83 Associated Registers ................................................. 87 EEADR and EEADRH Registers ............................... 83 EECON1 and EECON2 Registers ............................. 83 Operation During Code-Protect ................................. 86 Protection Against Spurious Write ............................. 86 Reading ...................................................................... 8 5 Using .......................................................................... 86 Write Verify ................................................................ 85 Writing ........................................................................ 85 Data Memory .................................................................... . 59 Access Bank .............................................................. 61 and the Extended Instruction Set ............................... 69 Bank Select Register (BSR) ....................................... 59 General Purpose Registers ........................................ 61 Map for PIC18FX525/X620 ........................................ 60 Special Function Registers ........................................ 62 DAW ............................................................................ ..... 286 DC and AC Characteristics Graphs and Tables .................................................. 361 DC Characteristics ........................................................... 3 36 Power-Down and Supply Current ............................ 327 Supply Voltage ......................................................... 326 DCFSNZ ......................................................................... . 287 DECF ........................................................................... .... 286 DECFSZ ......................................................................... .. 287 Demonstration Boards PICDEM 1 ................................................................ 320 PICDEM 17 .............................................................. 321 PICDEM 18R ........................................................... 321 PICDEM 2 Plus ........................................................ 320 PICDEM 3 ................................................................ 320 PICDEM 4 ................................................................ 320 PICDEM LIN ............................................................ 321 PICDEM USB ........................................................... 321 PICDEM.net Internet/Ethernet ................................. 320 Development Support ...................................................... 317 Device Differences ........................................................... 3 71 Device Overview ................................................................ .. 7 Details on Individual Family Members ......................... 8 Features (table) ............................................................ 9 New Core Features ...................................................... 7 Other Special Features ................................................ 8 Device Reset Timers .......................................................... 4

5 Oscillator Start-up Timer (OST) ................................. 45 PLL Lock Time-out ..................................................... 45 Power-up Timer (PWRT) ........................................... 45 Time-out Sequence .................................................... 45 Direct Addressing .............................................................. . 68 E Effect on Standard PIC Instructions ................................. 314 Effects of Power Managed Modes on Various Clock Sources ............................................... 31 Electrical Characteristics .................................................. 32 3 Enhanced Capture/Compare/PWM (ECCP) .................... 147 Associated Registers ............................................... 160 Capture and Compare Modes .................................. 148 Capture Mode. See Capture (ECCP Module). Outputs and Configuration ....................................... 148 Pin Configurations for ECCP1 ................................. 148 PWM Mode. See PWM (ECCP Module). Standard PWM Mode ............................................... 148 Timer Resources ...................................................... 148 Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous A synchronous Receiver Transmitter (EUSART). See EUSART. Equations A/D Acquisition Time ............................................... 228 A/D Minimum Charging Time .................................. 228 Errata ......................................................................... .......... 5 EUSART Asynchronous Mode ................................................ 211 12-Bit Break Transmit and Receive ................. 216 Associated Registers, Receive ........................ 214 Associated Registers, Transmit ....................... 212 Auto-Wake-up on Sync Break ......................... 214 Receiver .......................................................... 213 Setting up 9-Bit Mode with Address Detect ........................................ 213 Transmitter ...................................................... 211 Baud Rate Generator Operation in Power Managed Mode ....................................... 205 Baud Rate Generator (BRG) ................................... 205 Associated Registers ....................................... 206 Auto-Baud Rate Detect .................................... 209 Baud Rate Error, Calculating ........................... 206 Baud Rates, Asynchronous Modes ................. 207 High Baud Rate Select (BRGH Bit) ................. 205 Sampling ......................................................... 205 Synchronous Master Mode ...................................... 217 Associated Registers, Receive ........................ 219 Associated Registers, Transmit ....................... 218 Reception ........................................................ 219 Transmission ................................................... 217

Synchronous Slave Mode ........................................ 220 Associated Registers, Receive ........................ 221 Associated Registers, Transmit ....................... 220 Reception ........................................................ 221 Transmission ................................................... 220 Evaluation and Programming Tools ................................. 321 Extended Instruction Set ADDFSR .................................................................. 310 ADDULNK ............................................................... 310 and Using MPLAB Tools ......................................... 316 CALLW .................................................................... 311 Considerations for Use ............................................ 314 MOVSF .................................................................... 311 MOVSS .................................................................... 312 PUSHL ..................................................................... 312 SUBFSR .................................................................. 313 SUBULNK ................................................................ 313 Syntax ...................................................................... 30 9 External Clock Input ........................................................... 24 F Fail-Safe Clock Monitor ........................................... 249, 261 Exiting Operation ..................................................... 261 Interrupts in Power Managed Modes ....................... 262 POR or Wake from Sleep ........................................ 262 WDT During Oscillator Failure ................................. 261 Fast Register Stack ........................................................... 56 Firmware Instructions ...................................................... 267

. 2004 Microchip Technology Inc. Preliminary DS39626B-page 377

PIC18F2525/2620/4525/4620 Flash Program Memory ...................................................... 73 Associated Registers .................................................81 Control Registers ....................................................... 74 EECON1 and EECON2 ..................................... 74 TABLAT (Table Latch) Register ......................... 76 TBLPTR (Table Pointer) Register ...................... 76 Erase Sequence ........................................................78 Erasing ....................................................................... 78 Operation During Code-Protect .................................81 Reading ......................................................................77 Table Pointer Boundaries Based on Operation ........................ 76 Operations with TBLRD and TBLWT (table) ....................................76 Table Pointer Boundaries ..........................................76 Table Reads and Table Writes ..................................73 Write Sequence .........................................................79 Writing ........................................................................ 79 Protection Against Spurious Writes ................... 81 Unexpected Termination .................................... 81 Write Verify ........................................................ 81 FSCM. See Fail-Safe Clock Monitor. G GOTO ........................................................................... .... 288 H Hardware Multiplier ............................................................ 89 Introduction ................................................................89 Operation ................................................................... 89 Performance Comparison .......................................... 89 High/Low-Voltage Detect .................................................243 Applications .............................................................. 246 Associated Registers ...............................................247 Characteristics ......................................................... 340 Current Consumption ...............................................245 Effects of a Reset ..................................................... 247 Operation ................................................................. 244 During Sleep ....................................................247 Setup ........................................................................24 5 Start-up Time ........................................................... 245 Typical Application ...................................................246 HLVD. See High/Low-Voltage Detect. .............................243

I I/O Ports ...................................................................... ..... 105 I2C Mode (MSSP) Acknowledge Sequence Timing ...............................194 Baud Rate Generator ...............................................187 Bus Collision During a Repeated Start Condition ..................................................198 During a Start Condition ................................... 196 During a Stop Condition ...................................199 Clock Arbitration ....................................................... 188 Clock Stretching ....................................................... 180 10-Bit Slave Receive Mode (SEN = 1) .............180 10-Bit Slave Transmit Mode .............................180 7-Bit Slave Receive Mode (SEN = 1) ............... 180 7-Bit Slave Transmit Mode ...............................180 Clock Synchronization and the CKP bit (SEN = 1) ............................................ 181 Effects of a Reset ..................................................... 195 General Call Address Support .................................184 I2C Clock Rate w/BRG ............................................. 187 Master Mode ............................................................ 185 Operation ......................................................... 186 Reception ........................................................ 191 Repeated Start Condition Timing .................... 190 Start Condition Timing ..................................... 189 Transmission ................................................... 191 Multi-Master Communication, Bus Collision and Arbitration ................................................. 195 Multi-Master Mode ................................................... 195 Operation ................................................................. 174 Read/Write Bit Information (R/W Bit) ............... 174, 175 Registers ................................................................. 170 Serial Clock (RC3/SCK/SCL) ................................... 175 Slave Mode .............................................................. 174 Addressing ....................................................... 174 Reception ........................................................ 175 Transmission ................................................... 175 Sleep Operation ....................................................... 195 Stop Condition Timing ............................................. 194 ID Locations ............................................................. 249, 266 INCF ........................................................................... ..... 288 INCFSZ ......................................................................... ... 289 In-Circuit Debugger .......................................................... 2 66 In-Circuit Serial Programming (ICSP) ...................... 249, 266 Indexed Literal Offset Addressing and Standard PIC18 Instructions ............................. 314 Indexed Literal Offset Mode ............................................. 314 Indirect Addressing ............................................................ 68 INFSNZ ......................................................................... ... 289

Initialization Conditions for all Registers ...................... 49 52 Instruction Cycle .............................................................. .. 57 Clocking Scheme ....................................................... 57 Instruction Flow/Pipelining ................................................. 57 Instruction Set ................................................................ .. 267 ADDLW .................................................................... 273 ADDWF .................................................................... 273 ADDWF (Indexed Literal Offset Mode) .................... 315 ADDWFC ................................................................. 274 ANDLW .................................................................... 274 ANDWF .................................................................... 275 BC ............................................................................ 275 BCF ......................................................................... 27 6 BN ............................................................................ 276 BNC ......................................................................... 27 7 BNN ......................................................................... 27 7 BNOV ...................................................................... 278 BNZ ......................................................................... 27 8 BOV ......................................................................... 28 1 BRA ......................................................................... 27 9 BSF .......................................................................... 2 79 BSF (Indexed Literal Offset Mode) .......................... 315 BTFSC ..................................................................... 280 BTFSS ..................................................................... 280 BTG ......................................................................... 28 1 BZ ............................................................................ 282 CALL ........................................................................ 28 2 CLRF ....................................................................... 283 CLRWDT ................................................................. 283 COMF ...................................................................... 284 CPFSEQ .................................................................. 284 CPFSGT .................................................................. 285 CPFSLT ................................................................... 285 DAW ........................................................................ 286 DCFSNZ .................................................................. 287 DECF ....................................................................... 286

DS39626B-page 378 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 DECFSZ ................................................................... 287 Extended Instruction Set .......................................... 309 General Format ........................................................ 269 GOTO ...................................................................... 288 INCF ......................................................................... 2 88 INCFSZ .................................................................... 289 INFSNZ .................................................................... 289 IORLW ..................................................................... 290 IORWF ..................................................................... 290 LFSR ........................................................................ 29 1 MOVF ....................................................................... 291 MOVFF .................................................................... 292 MOVLB .................................................................... 292 MOVLW ................................................................... 293 MOVWF ................................................................... 293 MULLW .................................................................... 294 MULWF .................................................................... 294 NEGF ....................................................................... 295 NOP ......................................................................... 29 5 Opcode Field Descriptions ....................................... 268 POP ......................................................................... 29 6 PUSH ....................................................................... 296 RCALL ..................................................................... 297 RESET ..................................................................... 297 RETFIE .................................................................... 298 RETLW .................................................................... 298 RETURN .................................................................. 299 RLCF ........................................................................ 29 9 RLNCF ..................................................................... 300 RRCF ....................................................................... 300 RRNCF .................................................................... 301 SETF ........................................................................ 30 1 SETF (Indexed Literal Offset Mode) ........................ 315 SLEEP ..................................................................... 302 SUBFWB .................................................................. 302 SUBLW .................................................................... 303 SUBWF .................................................................... 303 SUBWFB .................................................................. 304 SWAPF .................................................................... 304 TBLRD ..................................................................... 305 TBLWT ..................................................................... 306 TSTFSZ ................................................................... 307 XORLW .................................................................... 307 XORWF .................................................................... 308 INTCON Registers ....................................................... 93 95

Inter-Integrated Circuit. See I2C. Internal Oscillator Block ..................................................... 26 Adjustment ................................................................. 26 INTIO Modes .............................................................. 26 INTOSC Frequency Drift ............................................ 26 INTOSC Output Frequency ........................................ 26 OSCTUNE Register ................................................... 26 PLL in INTOSC Modes .............................................. 26 Internal RC Oscillator Use with WDT .......................................................... 258 Interrupt Sources ............................................................. 249 A/D Conversion Complete ....................................... 227 Capture Complete (CCP) ......................................... 141 Compare Complete (CCP) ....................................... 142 Interrupt-on-Change (RB7:RB4) .............................. 108 INTn Pin ................................................................... 103 PORTB, Interrupt-on-Change .................................. 103 TMR0 ....................................................................... 103 TMR0 Overflow ........................................................ 125 TMR1 Overflow ........................................................ 127 TMR2 to PR2 Match (PWM) ............................ 144, 149 TMR3 Overflow ................................................ 135, 137 Interrupts ..................................................................... ...... 91 Interrupts, Flag Bits Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit) ................................................. 108 INTOSC, INTRC. See Internal Oscillator Block. IORLW .......................................................................... ... 290 IORWF .......................................................................... ... 290 IPR Registers .................................................................. . 100 L LFSR ........................................................................... .... 291 Low-Voltage ICSP Programming. See Single-Supply ICSP Programming M Master Clear (MCLR) ......................................................... 43 Master Synchronous Serial Port (MSSP).

See MSSP. Memory Organization ........................................................ 53 Data Memory ............................................................. 59 Program Memory ....................................................... 53 Memory Programming Requirements .............................. 338 Migration from Baseline to Enhanced Devices ................ 372 Migration from High-End to Enhanced Devices ............... 373 Migration from Mid-Range to Enhanced Devices ............ 373 MOVF ........................................................................... ... 291 MOVFF .......................................................................... .. 292 MOVLB .......................................................................... .. 292 MOVLW .......................................................................... . 293 MOVSF .......................................................................... .. 311 MOVSS .......................................................................... .. 312 MOVWF .......................................................................... . 293 MPLAB ASM30 Assembler, Linker, Librarian ....................................................... 318 MPLAB ICD 2 In-Circuit Debugger .................................. 319 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator ................................... 319 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator ................................... 319 MPLAB Integrated Development Environment Software ............................................. 317 MPLAB PM3 Device Programmer ................................... 319 MPLINK Object Linker/ MPLIB Object Librarian ........................................... 318 MSSP ACK Pulse ....................................................... 174, 175 Control Registers (general) ..................................... 161 I2C Mode. See I2C Mode. Module Overview ..................................................... 161 SPI Master/Slave Connection .................................. 165 SPI Mode. See SPI Mode.

SSPBUF Register .................................................... 166 SSPSR Register ...................................................... 166 MULLW .......................................................................... .. 294 MULWF .......................................................................... .. 294 N NEGF ........................................................................... .... 295 NOP ............................................................................ ..... 295 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 379

PIC18F2525/2620/4525/4620 O RD4/PSP4 ................................................................. 20 Oscillator Configuration ...................................................... 23 EC ............................................................................. . 23 ECIO ..........................................................................2 3 HS ............................................................................. . 23 HSPLL ........................................................................23 Internal Oscillator Block ............................................. 26 INTIO1 ....................................................................... 2 3 INTIO2 ....................................................................... 2 3 LP ............................................................................. .. 23 RC ............................................................................. . 23 RCIO ..........................................................................2 3 XT ............................................................................. . 23 Oscillator Selection .......................................................... 249 Oscillator Start-up Timer (OST) ................................... 31, 45 Oscillator Switching ........................................................... . 28 Oscillator Transitions ......................................................... . 29 Oscillator, Timer1 ..................................................... 127, 13 7 Oscillator, Timer3 ............................................................. 135 P Packaging Information ..................................................... 363 Details ......................................................................36 5

Marking ....................................................................363 Parallel Slave Port (PSP) ......................................... 114, 120 Associated Registers ...............................................121 CS (Chip Select) ...................................................... 120 PORTD ....................................................................120 RD (Read Input) .......................................................120 Select (PSPMODE Bit) .................................... 114, 120 WR (Write Input) ......................................................120 PICkit 1 Flash Starter Kit .................................................. 32 1 PICSTART Plus Development Programmer ....................320 PIE Registers .................................................................. ... 98 Pin Functions MCLR/VPP/RE3 .................................................... 12, 16 OSC1/CLKI/RA7 .................................................. 12, 16 OSC2/CLKO/RA6 ................................................ 12, 16 RA0/AN0 .............................................................. 13, 17 RA1/AN1 .............................................................. 13, 17 RA2/AN2/VREF-/CVREF ........................................ 13, 17 RA3/AN3/VREF+ ................................................... 13, 17 RA4/T0CKI/C1OUT .............................................. 13, 17 RA5/AN4/SS/HLVDIN/C2OUT ............................. 13, 17 RB0/INT0/FLT0/AN12 .......................................... 14, 18 RB1/INT1/AN10 ................................................... 14, 18 RB2/INT2/AN8 ..................................................... 14, 18 RB3/AN9/CCP2 ................................................... 14, 18 RB4/KBI0/AN11 ................................................... 14, 18 RB5/KBI1/PGM .................................................... 14, 18 RB6/KBI2/PGC .................................................... 14, 18 RB7/KBI3/PGD .................................................... 14, 18 RC0/T1OSO/T13CKI ........................................... 15, 19 RC1/T1OSI/CCP2 ................................................ 15, 19 RC2/CCP1 ................................................................. 15 RC2/CCP1/P1A ......................................................... 19 RC3/SCK/SCL ..................................................... 15, 19 RC4/SDI/SDA ...................................................... 15, 19 RC5/SDO ............................................................. 15, 19 RC6/TX/CK .......................................................... 15, 19 RC7/RX/DT .......................................................... 15, 19 RD0/PSP0 .................................................................. 20 RD1/PSP1 .................................................................. 20 RD2/PSP2 .................................................................. 20 RD3/PSP3 .................................................................. 20 RD5/PSP5/P1B ......................................................... 20 RD6/PSP6/P1C ......................................................... 20 RD7/PSP7/P1D ......................................................... 20 RE0/RD/AN5 .............................................................. 21

RE1/WR/AN6 ............................................................. 21 RE2/CS/AN7 .............................................................. 21 VDD ...................................................................... 15, 2 1 VSS ...................................................................... 15, 2 1 Pinout I/O Descriptions PIC18F2525/2620 ..................................................... 12 PIC18F4525/4620 ..................................................... 16 PIR Registers .................................................................. ... 96 PLL Frequency Multiplier ................................................... 25 HSPLL Oscillator Mode ............................................. 25 Use with INTOSC ...................................................... 25 POP ............................................................................ ..... 296 POR. See Power-on Reset. PORTA Associated Registers ............................................... 107 LATA Register ......................................................... 105 PORTA Register ...................................................... 105 TRISA Register ........................................................ 105 PORTB Associated Registers ............................................... 110 LATB Register ......................................................... 108 PORTB Register ...................................................... 108 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) ................................................. 108 TRISB Register ........................................................ 108 PORTC Associated Registers ............................................... 113 LATC Register ......................................................... 111 PORTC Register ...................................................... 111 RC3/SCK/SCL Pin ................................................... 175 TRISC Register ........................................................ 111 PORTD Associated Registers ............................................... 116 LATD Register ......................................................... 114 Parallel Slave Port (PSP) Function .......................... 114 PORTD Register ...................................................... 114 TRISD Register ........................................................ 114 PORTE Associated Registers ............................................... 119 LATE Register ......................................................... 117 PORTE Register ...................................................... 117 PSP Mode Select (PSPMODE Bit) .......................... 114 TRISE Register ........................................................ 117 Power Managed Modes ..................................................... 33 and A/D Operation ................................................... 230 and EUSART Operation .......................................... 205 and PWM Operation ................................................ 159 and SPI Operation ................................................... 169 Clock Sources ............................................................ 33 Clock Transitions and Status Indicators .................... 34 Effects on Clock Sources ........................................... 31 Entering ..................................................................... 3 3 Exiting Idle and Sleep Modes .................................... 39 By Interrupt ........................................................ 39 By Reset ............................................................ 39

By WDT Time-out .............................................. 39 Without an Oscillator Start-up Delay ................. 40 DS39626B-page 380 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 Idle Modes ................................................................. 37 PRI_IDLE ........................................................... 38 RC_IDLE ............................................................ 39 SEC_IDLE ......................................................... 38 Multiple Sleep Commands ......................................... 34 Run Modes ................................................................. 34 PRI_RUN ........................................................... 34 RC_RUN ............................................................ 35 SEC_RUN .......................................................... 34 Selecting .................................................................... 3 3 Sleep Mode ................................................................ 37 Summary (table) ........................................................ 33 Power-on Reset (POR) ...................................................... 43 Power-up Timer (PWRT) ........................................... 45 Time-out Sequence .................................................... 45 Power-up Delays ................................................................ 31 Power-up Timer (PWRT) ................................................... 31 Prescaler Timer2 ...................................................................... 15 0 Prescaler, Timer0 ............................................................. 125 Prescaler, Timer2 ............................................................. 145 PRI_IDLE Mode ................................................................. 38 PRI_RUN Mode ................................................................. 3 4 PRO MATE II Universal Device Programmer ................................................. 319 Program Counter ............................................................... 54 PCL, PCH and PCU Registers ................................... 54 PCLATH and PCLATU Registers .............................. 54 Program Memory and Extended Instruction Set ..................................... 71 Instructions ................................................................. 5 8 Two-Word .......................................................... 58 Interrupt Vector .......................................................... 53 Look-up Tables .......................................................... 56 Map and Stack (diagram) ........................................... 53 Reset Vector .............................................................. 53 Program Verification ........................................................ 26 3 Programming, Device Instructions ................................... 267 PSP. See Parallel Slave Port. Pulse-Width Modulation. See PWM (CCP Module) and PWM (ECCP Module). PUSH ........................................................................... .... 296 PUSH and POP Instructions .............................................. 55 PUSHL .......................................................................... ... 312

PWM (CCP Module) Associated Registers ............................................... 146 Auto-Shutdown (CCP1 Only) ................................... 145 CCPR1H:CCPR1L Registers ................................... 149 Duty Cycle ........................................................ 144, 150 Example Frequencies/ Resolutions .............................................. 145, 150 Operation Setup ....................................................... 145 Period ............................................................... 144, 149 TMR2 to PR2 Match ........................................ 144, 149 PWM (ECCP Module) ...................................................... 149 Effects of a Reset ..................................................... 159 Enhanced PWM Auto-Shutdown ............................. 156 Full-Bridge Application Example .............................. 154 Full-Bridge Mode ...................................................... 153 Direction Change ............................................. 154 Half-Bridge Mode ..................................................... 152 Half-Bridge Output Mode Applications Example ...................................... 152 Operation in Power Managed Modes ...................... 159 Operation with Fail-Safe Clock Monitor ................... 159 Output Configurations .............................................. 150 Output Relationships (Active-High) ......................... 151 Output Relationships (Active-Low) .......................... 151 Programmable Dead-Band Delay ............................ 156 Setup for PWM Operation ....................................... 159 Start-up Considerations ........................................... 158 Q Q Clock .................................................................... 145 , 150 R RAM. See Data Memory. RBIF Bit ....................................................................... .... 108 RC Oscillator .................................................................. .... 25 RCIO Oscillator Mode ................................................ 25 RC_IDLE Mode .................................................................. 39 RC_RUN Mode .................................................................. 3 5 RCALL .......................................................................... ... 297 RCON Register Bit Status During Initialization .................................... 48 Register File .................................................................. ..... 61 Register File Summary ................................................ 63 65 Registers ADCON0 (A/D Control 0) ......................................... 223 ADCON1 (A/D Control 1) ......................................... 224 ADCON2 (A/D Control 2) ......................................... 225

BAUDCON (Baud Rate Control) .............................. 204 CCP1CON (Enhanced Capture/Compare/PWM Control 1) ......................................................... 147 CCPxCON (CCPx Control) ...................................... 139 CMCON (Comparator Control) ................................ 233 CONFIG1H (Configuration 1 High) .......................... 250 CONFIG2H (Configuration 2 High) .......................... 252 CONFIG2L (Configuration 2 Low) ........................... 251 CONFIG3H (Configuration 3 High) .......................... 253 CONFIG4L (Configuration 4 Low) ........................... 253 CONFIG5H (Configuration 5 High) .......................... 254 CONFIG5L (Configuration 5 Low) ........................... 254 CONFIG6H (Configuration 6 High) .......................... 255 CONFIG6L (Configuration 6 Low) ........................... 255 CONFIG7H (Configuration 7 High) .......................... 256 CONFIG7L (Configuration 7 Low) ........................... 256 CVRCON (Comparator Voltage Reference Control) .......................................... 239 DEVID1 (Device ID 1) .............................................. 257 DEVID2 (Device ID 2) .............................................. 257 ECCP1AS (ECCP Auto-Shutdown Control) ............ 157 EECON1 (Data EEPROM Control 1) ................... 75, 84 HLVDCON (High/Low-Voltage Detect Control) ................................................ 243 INTCON (Interrupt Control) ....................................... 93 INTCON2 (Interrupt Control 2) .................................. 94 INTCON3 (Interrupt Control 3) .................................. 95 IPR1 (Peripheral Interrupt Priority 1) ....................... 100 IPR2 (Peripheral Interrupt Priority 2) ....................... 101 OSCCON (Oscillator Control) .................................... 30 OSCTUNE (Oscillator Tuning) ................................... 27 PIE1 (Peripheral Interrupt Enable 1) ......................... 98 PIE2 (Peripheral Interrupt Enable 2) ......................... 99 PIR1 (Peripheral Interrupt Request (Flag) 1) ............................................... 96 PIR2 (Peripheral Interrupt Request (Flag) 2) ............................................... 97 PWM1CON (PWM Configuration) ........................... 156 RCON (Reset Control) ....................................... 42, 102 RCSTA (Receive Status and Control) ..................... 203 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 381

PIC18F2525/2620/4525/4620 SSPCON1 (MSSP Control 1, I2C Mode) .................172 Serial Data In ......... .................................................. 161 SSPCON1 (MSSP Control 1, SPI Mode) .................163 SSPCON2 (MSSP Control 2, I2C Mode) .................173 SSPSTAT (MSSP Status, I2C Mode) .......................171 SSPSTAT (MSSP Status, SPI Mode) ...................... 162 Status ......................................................................... 66 STKPTR (Stack Pointer) ............................................ 55 T0CON (Timer0 Control) .......................................... 123 T1CON (Timer1 Control) .......................................... 127 T2CON (Timer2 Control) .......................................... 133 T3CON (Timer3 Control) .......................................... 135 TRISE (PORTE/PSP Control) .................................. 118 TXSTA (Transmit Status and Control) .....................202 WDTCON (Watchdog Timer Control) .......................259 RESET .......................................................................... ... 297 Reset State of Registers .................................................... 48 Resets ........................................................................ 41, 249 Brown-out Reset (BOR) ........................................... 249 Oscillator Start-up Timer (OST) ...............................249 Power-on Reset (POR) ............................................ 249 Power-up Timer (PWRT) ......................................... 249 RETFIE ......................................................................... ... 298 RETLW .......................................................................... ... 298 RETURN ......................................................................... . 299 Return Address Stack ........................................................ 54 Associated Registers .................................................54 Return Stack Pointer (STKPTR) ........................................ 55 Revision History ............................................................... 371 RLCF ........................................................................... ..... 299 RLNCF .......................................................................... ... 300 RRCF ........................................................................... .... 300 RRNCF .......................................................................... ... 301 S SCK ............................................................................ ...... 161 SDI ............................................................................ ....... 161

SDO ............................................................................ ..... 161 SEC_IDLE Mode ................................................................ 3 8 SEC_RUN Mode ................................................................ 34 Serial Clock, SCK ............................................................. 161 Serial Data In (SDI) .......................................................... 161 Serial Data Out (SDO) ..................................................... 161 Serial Peripheral Interface. See SPI Mode. SETF ........................................................................... ..... 301 Single-Supply ICSP Programming. Slave Select (SS) ............................................................. 161 SLEEP .......................................................................... .... 302 Sleep OSC1 and OSC2 Pin States ......................................31 Software Simulator (MPLAB SIM) .................................... 318 Software Simulator (MPLAB SIM30) ................................ 318 Special Event Trigger. See Compare (ECCP Mode). Special Event Trigger. See Compare (ECCP Module). Special Features of the CPU ............................................ 249 Special Function Registers ................................................ 62 Map ............................................................................ 62 SPI Mode (MSSP) Associated Registers ...............................................169 Bus Mode Compatibility ........................................... 169 Effects of a Reset ..................................................... 169 Enabling SPI I/O ...................................................... 165 Master Mode ............................................................ 166 Master/Slave Connection .........................................165 Operation ................................................................. 164 Operation in Power Managed Modes ...................... 169 Serial Clock .............................................................. 161 Serial Data Out ........................................................ 161 Slave Mode .............................................................. 167 Slave Select ............................................................. 161 Slave Select Synchronization .................................. 167 SPI Clock ................................................................. 166 Typical Connection .................................................. 165 SS ............................................................................. ....... 161 SSPOV .......................................................................... .. 191 SSPOV Status Flag ......................................................... 191 SSPSTAT Register R/W Bit ............................................................ 174, 175 Stack Full/Underflow Resets .............................................. 56 Standard Instructions ....................................................... 26 7 SUBFSR ......................................................................... . 313 SUBFWB .........................................................................

302 SUBLW .......................................................................... .. 303 SUBULNK ........................................................................ 313 SUBWF .......................................................................... .. 303 SUBWFB ......................................................................... 304 SWAPF .......................................................................... .. 304 T Table Reads/Table Writes ................................................. 56 TBLRD .......................................................................... ... 305 TBLWT .......................................................................... ... 306 Time-out in Various Situations (table) ................................ 45 Timer0 ......................................................................... ..... 123 Associated Registers ............................................... 125 Operation ................................................................. 124 Overflow Interrupt .................................................... 125 Prescaler ................................................................. 125 Prescaler Assignment (PSA Bit) .............................. 125 Prescaler Select (T0PS2:T0PS0 Bits) ..................... 125 Prescaler. See Prescaler, Timer0. Reads and Writes in 16-Bit Mode ............................ 124 Source Edge Select (T0SE Bit) ............................... 124 Source Select (T0CS Bit) ......................................... 124 Switching Prescaler Assignment ............................. 125 Timer1 ......................................................................... ..... 127 16-Bit Read/Write Mode .......................................... 129 Associated Registers ............................................... 131 Interrupt ................................................................... 13 0 Operation ................................................................. 128 Oscillator .......................................................... 127, 129 Layout Considerations ..................................... 130 Low-Power Option ........................................... 129 Overflow Interrupt .................................................... 127 Resetting, Using the CCP Special Event Trigger ...................................... 130 Special Event Trigger (ECCP) ................................. 148 TMR1H Register ...................................................... 127 TMR1L Register ....................................................... 127 Use as a Real-Time Clock ....................................... 130 Timer2 ......................................................................... ..... 133 Associated Registers ............................................... 134 Interrupt ................................................................... 13 4 Operation ................................................................. 133 Output ...................................................................... 13 4 PR2 Register ................................................... 144, 149

TMR2 to PR2 Match Interrupt .......................... 144, 149 DS39626B-page 382 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 Timer3 ......................................................................... ..... 135 16-Bit Read/Write Mode ........................................... 137 Associated Registers ............................................... 137 Operation ................................................................. 136 Oscillator .......................................................... 135, 137 Overflow Interrupt ............................................ 135, 137 Special Event Trigger (CCP) .................................... 137 TMR3H Register ...................................................... 135 TMR3L Register ....................................................... 135 Timing Diagrams A/D Conversion ........................................................ 360 Acknowledge Sequence .......................................... 194 Asynchronous Reception ......................................... 214 Asynchronous Transmission .................................... 212 Asynchronous Transmission (Back to Back) ................................................. 212 Automatic Baud Rate Calculation ............................ 210 Auto-Wake-up Bit (WUE) During Normal Operation ............................................ 215 Auto-Wake-up Bit (WUE) During Sleep ................... 215 Baud Rate Generator with Clock Arbitration ............ 188 BRG Overflow Sequence ......................................... 210 BRG Reset Due to SDA Arbitration During Start Condition ..................................... 197 Brown-out Reset (BOR) ........................................... 346 Bus Collision During a Repeated Start Condition (Case 1) ........................................... 198 Bus Collision During a Repeated Start Condition (Case 2) ........................................... 198 Bus Collision During a Start Condition (SCL = 0) ................................. 197 Bus Collision During a Stop Condition (Case 1) .................................. 199 Bus Collision During a Stop Condition (Case 2) .................................. 199 Bus Collision During Start Condition (SDA Only) ...................................... 196 Bus Collision for Transmit and Acknowledge ................................................... 195 Capture/Compare/PWM (CCP) ................................ 348 CLKO and I/O .......................................................... 345 Clock Synchronization ............................................. 181 Clock/Instruction Cycle .............................................. 57 Example SPI Master Mode (CKE = 0) ..................... 350 Example SPI Master Mode (CKE = 1) ..................... 351 Example SPI Slave Mode (CKE = 0) ....................... 352 Example SPI Slave Mode (CKE = 1) ....................... 353 External Clock (All Modes except PLL) .................... 343 Fail-Safe Clock Monitor ............................................ 262 First Start Bit Timing ................................................ 189 Full-Bridge PWM Output .......................................... 153 Half-Bridge PWM Output ......................................... 152 High/Low-Voltage Detect Characteristics ................ 340 High-Voltage Detect Operation (VDIRMAG = 1) ................................................ 246

I2C Bus Data ............................................................ 354 I2C Bus Start/Stop Bits ............................................. 354 I2C Master Mode (7 or 10-Bit Transmission) ........................................ 192 I2C Master Mode (7-Bit Reception) .......................... 193 I2C Slave Mode (10-Bit Reception, SEN = 0) .......... 178 I2C Slave Mode (10-Bit Reception, SEN = 1) .......... 183 I2C Slave Mode (10-Bit Transmission) ..................... 179 I2C Slave Mode (7-Bit Reception, SEN = 0) ............ 176 I2C Slave Mode (7-Bit Reception, SEN = 1) ............ 182 I2C Slave Mode (7-Bit Transmission) ...................... 177 I2C Slave Mode General Call Address Sequence (7 or 10-Bit Address Mode) ............ 184 I2C Stop Condition Receive or Transmit Mode ................................................. 194 Low-Voltage Detect Operation (VDIRMAG = 0) ............................................... 245 Master SSP I2C Bus Data ....................................... 356 Master SSP I2C Bus Start/Stop Bits ........................ 356 Parallel Slave Port (PIC18F4410/4510/4515/4610) ....................... 349 Parallel Slave Port (PSP) Read ............................... 121 Parallel Slave Port (PSP) Write ............................... 121 PWM Auto-Shutdown (PRSEN = 0, Auto-Restart Disabled) .................................... 158 PWM Auto-Shutdown (PRSEN = 1, Auto-Restart Enabled) ..................................... 158 PWM Direction Change ........................................... 155 PWM Direction Change at Near 100% Duty Cycle ............................................. 155 PWM Output ............................................................ 144 Repeat Start Condition ............................................ 190 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST), Power-up Timer (PWRT) ................................. 346 Send Break Character Sequence ............................ 216 Slave Synchronization ............................................. 167 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) ............................................ 47 SPI Mode (Master Mode) ........................................ 166 SPI Mode (Slave Mode, CKE = 0) ........................... 168 SPI Mode (Slave Mode, CKE = 1) ........................... 168 Synchronous Reception (Master Mode, SREN) ............................................................. 219 Synchronous Transmission ..................................... 217 Synchronous Transmission

(Through TXEN) .............................................. 218 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) ............................ 47 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1) ...................... 46 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2) ...................... 46 Time-out Sequence on Power-up (MCLR Tied Timer0 and Transition Transition Transition Transition to VDD, VDD Rise < TPWRT) ........... 46 Timer1 External Clock .......................... 347 for Entry to Idle Mode ............................... 38 for Entry to SEC_RUN Mode .................... 35 for Entry to Sleep Mode ............................ 37 for Two-Speed Start-up

(INTOSC to HSPLL) ........................................ 260 Transition for Wake from Idle to Run Mode .......................................................... 38 Transition for Wake from Sleep (HSPLL) .................. 37 Transition from RC_RUN Mode to PRI_RUN Mode ................................................. 36 Transition from SEC_RUN Mode to PRI_RUN Mode (HSPLL) .................................. 35 Transition to RC_RUN Mode ..................................... 36 USART Synchronous Receive (Master/Slave) ................................................. 358 USART Synchronous Transmission (Master/Slave) ................................................. 358 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 383

PIC18F2525/2620/4525/4620 Timing Diagrams and Specifications ................................ 343 A/D Conversion Requirements ................................ 360 Capture/Compare/PWM (CCP) Requirements ........ 348 CLKO and I/O Requirements ................................... 345 Example SPI Mode Requirements (Master Mode, CKE = 0) .................................. 350 Example SPI Mode Requirements (Master Mode, CKE = 1) .................................. 351 Example SPI Mode Requirements (Slave Mode, CKE = 0) .................................... 352 Example SPI Mode Requirements (Slave Mode, CKE = 1) .................................... 353 External Clock Requirements .................................. 343 I2C Bus Data Requirements (Slave Mode) .............. 355 Master SSP I2C Bus Data Requirements ................ 357 Master SSP I2C Bus Start/Stop Bits Requirements ...................................................356 Parallel Slave Port Requirements (PIC18F4410/4510/4515/4610) ....................... 349 PLL Clock ................................................................. 344 Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements ....................... 346 Timer0 and Timer1 External Clock Requirements ......................................... 347 USART Synchronous Receive Requirements ...................................................358 USART Synchronous Transmission Requirements ...................................................358 Top-of-Stack Access .......................................................... 5 4 TRISE Register PSPMODE Bit .......................................................... 114 TSTFSZ ......................................................................... .. 307 Two-Speed Start-up ................................................. 249, 260 Two-Word Instructions Example Cases .......................................................... 58 TXSTA Register BRGH Bit ................................................................. 205 V Voltage Reference Specifications .................................... 339 W Watchdog Timer (WDT) ........................................... 249, 258

Associated Registers ............................................... 259 Control Register ....................................................... 258 During Oscillator Failure .......................................... 261 Programming Considerations .................................. 258 WCOL ...................................................... 189, 190, 191, 194 WCOL Status Flag ................................... 189, 190, 191, 194 WWW, On-Line Support ...................................................... 5 X XORLW .......................................................................... .. 307 XORWF .......................................................................... . 308 DS39626B-page 384 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 ON-LINE SUPPORT Microchip provides on-line support on the Microchip World Wide Web site. The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Internet Explorer. Files are also available for FTP download from our FTP site. Connecting to the Microchip Internet Web Site The Microchip web site is available at the following URL: www.microchip.com The file transfer site is available by using an FTP service to connect to: ftp://ftp.microchip.com The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User s Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is: Latest Microchip Press Releases Technical Support Section with Frequently Asked Questions Design Tips Device Errata Job Postings Microchip Consultant Program Member Listing Links to other useful web sites related to Microchip Products Conferences for products, Development Systems, technical information and more Listing of seminars and events SYSTEMS INFORMATION AND UPGRADE HOT LINE The Systems Information and Upgrade Line provides

system users a listing of the latest versions of all of Microchip s development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits.The Hot Line Numbers are: 1-800-755-2345 for U.S. and most of Canada and 1-480-792-7302 for the rest of the world. 042003 . 2004 Microchip Technology Inc. Preliminary DS39626B-page 385

PIC18F2525/2620/4525/4620 READER RESPONSE It is our intention to provide you with the best documentation possible to ensur e successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter an d ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Man ager at (480) 792-4150. Please list the following information and use this outline to provide us with yo ur comments about this document. To: Technical Publications Manager Total Pages Sent ________ RE: Reader Response From: Name Company Address City / State / ZIP / Country Telephone: (_______) _________ - _________ FAX: (______) _________ - _________ Application (optional): Would you like a reply? Y N Device: PIC18F2525/2620/4525/4620 Literature Number: DS39626B Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs? 3. Do you find the organization of this document easy to follow? If not, why? 4. What additions to the document do you think would enhance the structure and s ubject? 5. What deletions from the document could be made without affecting the overall usefulness? 6. Is there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS39626B-page 386 Preliminary . 2004 Microchip Technology Inc.

PIC18F2525/2620/4525/4620 PIC18F2525/2620/4525/4620 PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the facto ry or the listed sales office. PART NO. X /XX XXX Pattern Package Temperature Range Device Device PIC18F2525/2620(1), PIC18F4525/4620(1), PIC18F2525/2620T(2), PIC18F4525/4620T(2); VDD range 4.2V to 5.5V PIC18LF2525/2620(1), PIC18LF4525/4620(1), PIC18LF2525/2620T(2), PIC18LF4525/4620T(2); VDD range 2.0V to 5.5V Temperature Range I = -40C to +85C (Industrial) E = -40C to +125C (Extended) Package PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN Pattern QTP, SQTP, Code or Special Requirements (blank otherwise) Examples: a) PIC18LF4620-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301. b) PIC18LF2620-I/SO = Industrial temp., SOIC package, Extended VDD limits. c) PIC18F4620-I/P = Industrial temp., PDIP package, normal VDD limits. Note 1: F = Standard Voltage Range LF = Wide Voltage Range 2: T = in tape and reel TQFP packages only. . 2004 Microchip Technology Inc. Preliminary DS39626B-page 387

e AMERICAS Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: www.microchip.com Atlanta 3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307 Boston 2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821 Chicago 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075 Dallas 4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924 Detroit Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo 2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles 18201 Von Karman, Suite 1090

Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338 San Jose 1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286 Toronto 6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Hong Kong SAR Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 China - Shenzhen Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571 China - Qingdao Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062 Japan Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road

#07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139 EUROPE Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France Parc d Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A -ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands Waegenburghtplein 4 NL-5152 JR, Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340 United Kingdom 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820 DS39626B-page 388 Preliminary . 2004 Microchip Technology Inc.