UNIVERSITI MALAYSIA PERLIS

DIGITAL SYSTEM I (DKT122) SEMESTER 2, 2011-2012 LAB 3: LOGIC GATE APPLICATION

LECTURER: MOHAMAD RIZAL BIN ABDUL REJAB MOHD FISOL BIN OSMAN

1|Page m.rizal@unimap.edu.my

OBJECTIVES To describe the operation of the Inverter, the AND gate, and the OR gate. To verify the operation of OR, AND, NOT (Inverter) gates. To implement the operation of NAND gate and NOR gate. To construct a simple combinational logic circuits.

EQUIPMENTS AND COMPONENTS DC Power Supply (fixed 5V) Oscilloscope Multi-meter Broad Board Logic gates IC :1) 74 XX 04 - 1 unit 2) 74 XX 08 - 1 unit 3) 74 XX 32 - 1 unit 4) 74 XX 11 - 1 unit 5) 74 XX 27 - 1 unit Resistor (330 ) - 2 unit LED - 2 unit SPDT Switches - 4 unit

INTRODUCTION Digital circuits are often referred as a switching circuits because their control devices (examples, diodes and transistors) are switches between the two (2) extremes of ON and OFF functions. Logic gates have one or more inputs with one output. They respond to various input combinations. A truth table show this relationship between circuits input combinations and its output. To determine the total number of different combinational to be listed in the truth table, the equation must be presented : Number of combinations = 2n , where n is number of inputs The truth table for a particular circuit explains how the circuit behaves under normal condition. In this lab experiment, the five (5) logic gates had covered like NOT gate, AND gate, OR gate, NAND gate, NOR gate. You should recall that the logic levels either 0 or 1 have voltage assignment. For TTL circuits, a logic 0 can be anywhere from 0V to +0.8V and logic 1 is in the range of +2.0V to +5.0V.

2|Page m.rizal@unimap.edu.my

3.1 NOT Operation The NOT operation consist of:

(a) Truth table, (b) symbol and (c) sample waveform for the NOT circuit.

3.2 AND Operation The AND operation AND Operation = Produces HIGH (1) output when all input are HIGH

(a) Truth table and (b) circuit symbol for a two input AND gate are shown.

3.3 OR Operation The OR Operation Produces HIGH ouput when one or more inputs are HIGH

(a) Truth table and (b) circuit symbol for a two input OR gate

3|Page m.rizal@unimap.edu.my

PROCEDURE

PART 1: Combinational Logic Gate (1)

A B

X1

X2

Figure 3.1 : Combinational Logic circuit (TASK1) 1) The Figure 3.1 is shown an example of combinational logic, draw the schematic diagram for the circuit. 2) Draw the for wiring connection by using Logic ICs (74XX04, 74XX08, 74XX32, 74XXXX) and others component (SPDT switches, resistor, LED etc) . 3) Construct the circuit based on Procedure (2). 4) Verify the operation by completing the truth table in Table 3.1. 5) Demo the result to Instructor. Table 3.1 : Truth Table (TASK1) Input A B 0 0 0 1 1 0 1 1 Theory Result X1 X2 Y Experiment Result X1 X2 Y

4|Page m.rizal@unimap.edu.my

PART 2: Combinational Logic Gate (2)

A B C

X1 X2 Y X3
Figure 3.2 : Combinational Logic circuit (TASK2)

1) The Figure 3.2 is shown an example of combinational logic, draw the schematic diagram for the circuit. 2) Draw the for wiring connection by using Logic ICs (74XX04, 74XX08, 74XX11, 74XX27) and others component (SPDT switches, resistor, LED etc) . 3) Construct the circuit based on Procedure (2). 4) Verify the operation by completing the truth table in Table 3.2. 5) Demo the result to Instructor.

Table 3.2 : Truth Table (TASK2) Input B 0 0 1 1 0 0 1 1 Theory Result X2 X3 Experiment Result X2 X3 Y

A 0 0 0 0 1 1 1 1

C 0 1 0 1 0 1 0 1

X1

X1

5|Page m.rizal@unimap.edu.my

LAB 3: LOGIC GATE APPLICATION (RESULT) NAME MATRIC NO NO.PC/TABLE : : :

PART 1: Combinational Logic Gate (1)

Table 3.1 : Truth Table (TASK1) Input A B 0 0 0 1 1 0 1 1 Theory Result X1 X2 Y Experiment Result X1 X2 Y

PART 2: Combinational Logic Gate (2)

Table 3.2 : Truth Table (TASK2) Input B 0 0 1 1 0 0 1 1 Theory Result X2 X3 Experiment Result X1 X2 X3 Y

A 0 0 0 0 1 1 1 1

C 0 1 0 1 0 1 0 1

X1

6|Page m.rizal@unimap.edu.my