CHIPCraft

ABSTRACT

The CAREER Engineering

Convolution encoder architecture design for Wi-Fi phy-controller

The purpose of a convolutional encoder is to take a single or multi-bit input and generate a matrix of encoded outputs. One reason why this is important is that in digital modulation communications systems (such as wireless communication systems, etc.) noise and other external factors can alter bit sequences. By adding additional bits we make bit error checking more successful and allow for more accurate transfers. By transmitting a greater number of bits than the original signal we introduce a certain redundancy that can be used to determine the original signal in the presence of an error. The basic architecture of the encoder has scrambler with convolution encoder. The incoming data is brought into the constraint register a bit at a time, and the output bits are generated by modulo-2 addition of the required bits from the constraint register. The bits to be XORed are selected by the convolution codes as shown in Convolution encoding is used to encode data prior to transmission over a channel. The received data is decoded by the classic Viterbi decoder. In a basic convolution encoder, two or three bits (depending on the encoder output rate) are transmitted over the channel for every input bit. The over all System Architecture will be designed using HDL language and simulation, synthesis and implementation (Translation, Mapping, Placing and Routing) will be done using various FPGA based EDA Tools. Finally the proposed system architecture performance (speed, area, power and throughput) will be compared with already exiting system implementations.

----------------------------------------------------------------------Somarouthu Technologies, #304, Mehtab Arcade, Tarnaka X roads, Secunderabad-17 9849 753275, 98490 55866, 98493 55866, 040-27015320. chipcraftindiagmail.com

CHIPCraft
VLSI EDATools:

The CAREER Engineering

Active-HDL (ALDEC): Active-HDL is an integrated environment designed for development of VHDL, Verilog, EDIF and mixed VHDL-Verilog-EDIF RTL/ behavioral/Simulation models. Xilinx ISE: Integrated Software Environment (ISE) enables you to quickly verify the functionality of these sources using the integrated simulation capabilities and the HDL Bencher test bench generator. Languages (HDL): Verilog/VHDL Applications: It is used for ERROR correction in wire and wireless communication.

----------------------------------------------------------------------Somarouthu Technologies, #304, Mehtab Arcade, Tarnaka X roads, Secunderabad-17 9849 753275, 98490 55866, 98493 55866, 040-27015320. chipcraftindiagmail.com