Académique Documents
Professionnel Documents
Culture Documents
10. Hardware prefetch instructions & data Reduce miss penalty or miss rate
Prefetch instructions and data before processor requests Fetch by block already tries On miss, fetch missed block and next one Block prediction? Data access, similarly Multiple streams? e.g., matrix * matrix Pentium 4 can prefetch data into L2 from 8 streams from 8 different 4 Kb pages