Vous êtes sur la page 1sur 21

Register & Shift Register

Register:
A set of n flip-flops
 Each flip-flop stores one bit
Two basic functions:
Data storage and Data movement

Shift Register:
 A register that allows each of the flip-flops to pass the stored

DEPT.OF ECE 1 DSD LAB

SHIFT REGISTERS
Shift registers are a type of sequential logic circuit,
mainly for storage of digital data.
A group of flip-flops connected in a chain so that the
output from one flip-flop becomes the input of the
next flip-flop.
Most of the registers possess no characteristic
internal sequence of states.
All flip-flop is driven by a common clock, and all
are set or reset simultaneously.
DEPT.OF ECE 2 DSD LAB
Characteristics of Shift Registers
• Number of bits (4-bit, 8-bit, etc.)
– Serial
– Parallel (asynchronous or synchronous)
• Common modes of operation.
– Hold
– Clear

DEPT.OF ECE 3 DSD LAB

Basic data movement in shift registers

DEPT.OF ECE 4 DSD LAB

Basic data movement in shift registers

1 1 1 0
1 0 1 0 1 1 1 0
1 0 1 0

DEPT.OF ECE 5 DSD LAB

SERIAL VS PARALLEL

Storage Capacity

The storage capacity of a register is the total number of bits (1 or 0) of

digital data it can retain. Each stage (flip flop) in a shift register
represents one bit of storage capacity. Therefore the number of stages in
a register determines its storage capacity

DEPT.OF ECE 7 DSD LAB

Serial In - Serial Out Shift Registers

 The register is first cleared, forcing all four outputs to zero.

 The input data is then applied sequentially to the D input of the first flip-flop
on the left (FF0).
 During each clock pulse, one bit is transmitted from left to right.
 Assume a data word to be 1001.
 The least significant bit of the data has to be shifted through the register from
FF0 to FF3.
DEPT.OF ECE 8 DSD LAB
DEPT.OF ECE 9 DSD LAB
Four bits (1010) being entered serially into the register

DEPT.OF ECE 1 DSD LAB

Four bits (1010) being serially shifted out of the register and replaced
by all zeros

DEPT.OF ECE 1 DSD LAB

DEPT.OF ECE 12 DSD LAB
Parallel in/serial out( parallel out) shift registers

Parallel out
DEPT.OF ECE 1 DSD LAB
Applications
 To produce time delay
The serial in -serial out shift register can be used as a time delay
device.
The amount of delay can be controlled by:
1. the number of stages in the register
2. the clock frequency

DEPT.OF ECE 1 DSD LAB

To simplify combinational logic
To convert serial data to parallel data

DEPT.OF ECE 1 DSD LAB

UNIVERSAL SHIFT REGISTER(IC74194)

DEPT.OF ECE 16 DSD LAB

FUNCTIONAL DIAGRAM

FUNCTIONAL TABLE

DEPT.OF ECE 18 DSD LAB

UNIVERSAL SHIFT REGISTER(IC74194)

RIGHT
SELECTION INPUTS LEFT
INPUT INPUT

L H L H L H L H
R O L O R O L O R O L O R O L O
A L A L A L A L
D D D D D D D D

4*1 MUX OUTPUTS

DEPT.OF ECE 19 DSD LAB
IC74194-LOGIC DIAGRAM

L H L H L H L H
RO L O R O L O R O L O R O L O
A L A L A L A L
D D D D D D D D
4*1 MUX

DFF
DEPT.OF ECE 20 DSD LAB
DEPT.OF ECE 21 DSD LAB