Vous êtes sur la page 1sur 20

FINAL YEAR

PROJECT 1
A SOLAR PV CONNECTED INDUCTION MOTOR DRIVE USING
A NINE-LEVEL TRANSISTOR-CLAMPED H-BRIDGE BASED
CASCADED MULTILEVEL INVERTER

MUHAMMAD AFIQ BIN MOHAMAD ALI


B011410159

SUPERVISOR: DR WAHIDAH BT ABD HALIM


OUTLINE OF PRESENTATION

 INTRODUCTION
 PROBLEM STATEMENT
 OBJECTIVE
 SCOPE OF PROJECT
 LITERATURE REVIEW
 METHODOLOGY
 PRELIMINARY RESULT
 CONCLUSION
 FUTURE WORK
INTRODUCTION
INTRODUCTION

 To reduce the ripple content in the output and


to improve the power quality inverters need very
high switching frequency and various PWM
strategies.
 In 2-level inverter output voltage waveform is
produced by using PWM with two voltage levels.
 This has limitations at high voltage. This causes
the output voltage and current to be distorted
and the THD of the voltage is poor.
 Hence multi-level inverters are used.
ADOPTED TOPOLOGY

 shows the cell with the additional one


bidirectional switch connected
between the first leg of the H-bridge
 enabling five output voltage levels to
be produced

(Mohamad Fathi, August 2013)


PROBLEM STATEMENT

the conventional inverter will produce a high


total harmonic distortion.

Conventional inverter has resulted in higher


switching losses and less efficiency.

The conventional two-level inverter topology has


some large drawback than adopted topology.
OBJECTIVE

To develop a single phase cascaded H-bridge


multilevel inverter that can produce nine-level
output.

To simulate adopted topology with PWM by using


MATLAB/Simulink.

To implement pv and induction motor to the


adopted topology.
SCOPE OF PROJECT

 By using pulse width modulation (PWM) control


method to produce the desired output that is
nine level output.
 The modulation and simulation is done by using
MATLAB/Simulink
LITERATURE REVIEW
INVERTER

VOLTAGE CURRENT
SOURCE MULTILEVEL SOURCE

FLYBACK
CAPACITOR

H-BRIDGE
CASCADED

DIODE
CLAMPED

HYBRID
COMPARISON OF MULTILEVEL
TOPOLOGY
TOPOLOGY TYPE ADVANTAGE DISADVANTAGE
Diode clamped switching frequency is low. reactive current, clamping uses many diodes
multilevel inverter negative-phase-sequence current can be
controlled
capacitor Isolated DC supply and does not require Flying capacitors have an
clamped multilevel additional clamping diodes unbalance voltage
inverter
cascaded h- the regulation of the DC buses is simple for achieving modularity it
bridge multilevel demand higher number of
isolated dc sources

hybrid multilevel the requirement for dead-time to avoid


inverter shoot-through current is eliminated
METHODOLOGY
PRELIMINARY RESULTS
CONCEPT FOR A NINE-LEVEL TRANSISTOR-
CLAMPED H-BRIDGE BASED CASCADED
MULTILEVEL INVERTER
CONCLUSION

 This project uses modified multilevel with DC-DC


boost converter
 This project uses 5-level PWM H-bridge cascade
with single DC source
FUTURE WORK

 Implementation of PWM control


 Implementation of pv and induction motor
 Making general controls methodology working
properly
Q&A
THANK YOU