Académique Documents
Professionnel Documents
Culture Documents
Simple Arithmetic
A B +______ CC 5 6 +______ operator 1 1 source 1 source 2
result overflow
overflow
1 1
Command t+1
overflow
1 1
Command, t
activation
Process controller
destination
Memory,1
.. Command, t-1 Command, t Command,t+1 Program Counter
Command
..
..
destination
Memory,1
.. Command, t-1 Command, t Command,t+1
Memory,2
.. Data, n Data, n+1 ..
Program Counter
Command
..
..
destination
v
v v
Memory,2
Memory,1
.. Command, t-1 Command, t Command,t+1
v
Program Counter
Command
..
..
destination
v
Accumulator, ACC
Stack Pointer
Embeded Internal Hardware Input/Output I/O
.. xx yy zz vv .. ..
Memory
Accumulator, ACC
Stack Pointer
Embeded Internal Hardware Input/Output I/O
.. xx yy zz vv .. ..
Memory
PC calculates the next instruction adresses ALU writes the results to destinations and stored ALU and control unit executes the command ALU receives the datas Instruction is decoded and data sources are decided Instruction is fetched to ALU and control unit Instruction register recives the data from memory PC fetches the adress of command to adress bus
Code Flow
video
Microprocessor System
CPU, Central Processing Unit PC Stack Pointer Control Unit
Busses Busses
ALU
Reduced Instruction Set Computer, RISC opcode, adress of source, adress of destination 5 bits, N bits, N bits
RISC Chips
Less expensive to produce More reliable Faster processing
Fewer microcode steps Use Pipelining