- DocumentVLSI System Designtéléversé pareleenaamohapatra
- DocumentFinal1téléversé pareleenaamohapatra
- Documentch0.pdftéléversé pareleenaamohapatra
- DocumentSyllabus_EE6352_Fall08téléversé pareleenaamohapatra
- DocumentLecture1ctéléversé pareleenaamohapatra
- DocumentImpact of Processtéléversé pareleenaamohapatra
- DocumentSuper Halotéléversé pareleenaamohapatra
- Document2006_Investigation_of_TiN GATE ELECTRODE_WITH_TUNABLE_WORKFUNCTION_AND_ITS_APPLICATION_FOR_FinFET_Fabrication.pdftéléversé pareleenaamohapatra
- Document2003_fLOURINE_ASSISRTED_SUPER_HALO_FOR_SUB_50NM_TRANSISTORS.pdftéléversé pareleenaamohapatra
- DocumentExtremly Scaledtéléversé pareleenaamohapatra
- DocumentGatetéléversé pareleenaamohapatra
- Document2003_Sensitivity of Double Gate and FinFET_Devices to _Process _Variations.pdftéléversé pareleenaamohapatra
- DocumentEffect on Impacttéléversé pareleenaamohapatra
- DocumentForm Model for Potential Barrier in Undoped FinFETS Resulting intéléversé pareleenaamohapatra
- Document2004 High Performance P-type Independent Gate FinFETstéléversé pareleenaamohapatra
- Document2003_improved_independent_gate_n-type_Finfet_fabrication_and_charcterization.pdftéléversé pareleenaamohapatra
- Document2004_High performance_p-type_independent_Gate_FinFETs.pdftéléversé pareleenaamohapatra
- Document2005 Full Partial Depletion Effects in FinFETS(EXPERIMENTAL)téléversé pareleenaamohapatra
- Document2005 Analysis of the Parasitic Source Drain Resistance in Multigate-gate FETstéléversé pareleenaamohapatra
- Document2005 an Air Spacer Technology for Improving Short Channel Immunity of MOSFETs With Raised Source Drain and High-k Dielectrictéléversé pareleenaamohapatra
- Document2004_Turning Silicon on Its Edgetéléversé pareleenaamohapatra
- Document2004_Turning Silicon on its Edge.pdftéléversé pareleenaamohapatra
- Document2002 Electrical Charcteristics of FinFET With Vertically Nonuniform Source Drain Doping Profiletéléversé pareleenaamohapatra
- Document2002_Electrical_charcteristics_of_FinFET_with_vertically_nonuniform_source_drain_doping_profile.pdftéléversé pareleenaamohapatra
- Document2004 High Performance P-type Independent Gate FinFETstéléversé pareleenaamohapatra
- Document2004 a Highly Threshold Voltage Controllable 4t FinFET With an 8.5nm Thick Si-Fin Channeltéléversé pareleenaamohapatra
- Document2003_Sensitivity of Double Gate and FinFET_Devices to _Process _Variationstéléversé pareleenaamohapatra
- Document2003 Extension and Source Drain Design for High Performance FinFET Devicestéléversé pareleenaamohapatra
- Document2003_Extension_and_source_drain_design_for_high_performance_FinFET_Devices.pdftéléversé pareleenaamohapatra
- Document2003 Improved Independent Gate N-type Finfet Fabrication and Charcterizationtéléversé pareleenaamohapatra
- DocumentChenming-Hu_ch1.pdftéléversé pareleenaamohapatra
- DocumentSilvaco Manual_1 (1)téléversé pareleenaamohapatra
- DocumentSilvaco manual_1 (1).pdftéléversé pareleenaamohapatra
- DocumentCh22-Guass.Quadrature (1)téléversé pareleenaamohapatra
- DocumentAbstracttéléversé pareleenaamohapatra
- DocumentChenming-Hu-ch7-slides.ppttéléversé pareleenaamohapatra
- DocumentChenming Hu Ch6 Slidestéléversé pareleenaamohapatra